Sergei Shtylyov ffab6cf44e palm_bk3710: fix IDECLK period calculation
The driver uses completely bogus rounding formula for calculating period from
the IDECLK frequency which gives one-off period values (e.g. 11 ns with 100 MHz
IDECLK) which in turn can lead to overclocked IDE transfer timings.  Actually,
rounding is just wrong in this case, so use a mere division for a safe result.

While at it, also:

- give 'ide_palm_clk' variable a more suitable name;

- get rid of the useless 'ideclkp' variable;

- drop the LISP stype 'p' postfix from the 'clkp' variable's name. :-)

Signed-off-by: Sergei Shtylyov <sshtylyov@ru.mvista.com>
Cc: mcherkashin@ru.mvista.com
Signed-off-by: Bartlomiej Zolnierkiewicz <bzolnier@gmail.com>
2008-07-08 19:27:22 +02:00
..
2008-07-04 10:40:05 -07:00
2008-05-20 16:44:43 +02:00
2008-06-19 00:12:36 +02:00
2008-05-20 13:31:55 -07:00
2008-05-21 16:56:00 -07:00
2008-07-04 10:40:05 -07:00
2008-07-04 10:40:05 -07:00
2008-07-04 10:40:08 -07:00
2008-05-20 13:31:55 -07:00
2008-07-04 10:40:08 -07:00