2019-03-15 11:26:56 +01:00
|
|
|
<?xml version="1.0"?>
|
|
|
|
|
<!-- Copyright (C) 2018-2019 Free Software Foundation, Inc.
|
|
|
|
|
|
|
|
|
|
Copying and distribution of this file, with or without modification,
|
|
|
|
|
are permitted in any medium without royalty provided the copyright
|
|
|
|
|
notice and this notice are preserved. -->
|
|
|
|
|
|
|
|
|
|
<!DOCTYPE feature SYSTEM "gdb-target.dtd">
|
|
|
|
|
<feature name="org.gnu.gdb.riscv.fpu">
|
|
|
|
|
|
|
|
|
|
<union id="riscv_double">
|
|
|
|
|
<field name="float" type="ieee_single"/>
|
|
|
|
|
<field name="double" type="ieee_double"/>
|
|
|
|
|
</union>
|
|
|
|
|
|
target/riscv: remove fixed numbering from GDB xml feature files
The fixed register numbering in the various GDB feature files for
RISC-V only exists because these files were originally copied from the
GDB source tree.
However, the fixed numbering only exists in the GDB source tree so
that GDB, when it connects to a target that doesn't provide a target
description, will use a specific numbering scheme.
That numbering scheme is designed to be compatible with the first
versions of QEMU (for RISC-V), that didn't send a target description,
and relied on a fixed numbering scheme.
Because of the way that QEMU manages its target descriptions,
recording the number of registers in each feature, and just relying on
GDB's numbering starting from 0, then I propose that we remove all the
fixed numbering from the RISC-V feature xml files, and just rely on
the standard numbering scheme. Plenty of other targets manage their
xml files this way, e.g. ARM, AArch64, Loongarch, m68k, rx, and s390.
Signed-off-by: Andrew Burgess <aburgess@redhat.com>
Acked-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Palmer Dabbelt <palmer@rivosinc.com>
Message-Id: <6069395f90e6fc24dac92197be815fedf42f5974.1661934573.git.aburgess@redhat.com>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
2022-08-31 10:41:23 +02:00
|
|
|
<reg name="ft0" bitsize="64" type="riscv_double"/>
|
2019-03-15 11:26:56 +01:00
|
|
|
<reg name="ft1" bitsize="64" type="riscv_double"/>
|
|
|
|
|
<reg name="ft2" bitsize="64" type="riscv_double"/>
|
|
|
|
|
<reg name="ft3" bitsize="64" type="riscv_double"/>
|
|
|
|
|
<reg name="ft4" bitsize="64" type="riscv_double"/>
|
|
|
|
|
<reg name="ft5" bitsize="64" type="riscv_double"/>
|
|
|
|
|
<reg name="ft6" bitsize="64" type="riscv_double"/>
|
|
|
|
|
<reg name="ft7" bitsize="64" type="riscv_double"/>
|
|
|
|
|
<reg name="fs0" bitsize="64" type="riscv_double"/>
|
|
|
|
|
<reg name="fs1" bitsize="64" type="riscv_double"/>
|
|
|
|
|
<reg name="fa0" bitsize="64" type="riscv_double"/>
|
|
|
|
|
<reg name="fa1" bitsize="64" type="riscv_double"/>
|
|
|
|
|
<reg name="fa2" bitsize="64" type="riscv_double"/>
|
|
|
|
|
<reg name="fa3" bitsize="64" type="riscv_double"/>
|
|
|
|
|
<reg name="fa4" bitsize="64" type="riscv_double"/>
|
|
|
|
|
<reg name="fa5" bitsize="64" type="riscv_double"/>
|
|
|
|
|
<reg name="fa6" bitsize="64" type="riscv_double"/>
|
|
|
|
|
<reg name="fa7" bitsize="64" type="riscv_double"/>
|
|
|
|
|
<reg name="fs2" bitsize="64" type="riscv_double"/>
|
|
|
|
|
<reg name="fs3" bitsize="64" type="riscv_double"/>
|
|
|
|
|
<reg name="fs4" bitsize="64" type="riscv_double"/>
|
|
|
|
|
<reg name="fs5" bitsize="64" type="riscv_double"/>
|
|
|
|
|
<reg name="fs6" bitsize="64" type="riscv_double"/>
|
|
|
|
|
<reg name="fs7" bitsize="64" type="riscv_double"/>
|
|
|
|
|
<reg name="fs8" bitsize="64" type="riscv_double"/>
|
|
|
|
|
<reg name="fs9" bitsize="64" type="riscv_double"/>
|
|
|
|
|
<reg name="fs10" bitsize="64" type="riscv_double"/>
|
|
|
|
|
<reg name="fs11" bitsize="64" type="riscv_double"/>
|
|
|
|
|
<reg name="ft8" bitsize="64" type="riscv_double"/>
|
|
|
|
|
<reg name="ft9" bitsize="64" type="riscv_double"/>
|
|
|
|
|
<reg name="ft10" bitsize="64" type="riscv_double"/>
|
|
|
|
|
<reg name="ft11" bitsize="64" type="riscv_double"/>
|
|
|
|
|
</feature>
|