2004-06-06 17:16:19 +02:00
|
|
|
/*
|
|
|
|
* QEMU Cirrus CLGD 54xx VGA Emulator.
|
2007-09-16 23:08:06 +02:00
|
|
|
*
|
2004-06-06 17:16:19 +02:00
|
|
|
* Copyright (c) 2004 Fabrice Bellard
|
2007-09-16 23:08:06 +02:00
|
|
|
*
|
2004-06-06 17:16:19 +02:00
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
|
|
* in the Software without restriction, including without limitation the rights
|
|
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
|
|
* furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice shall be included in
|
|
|
|
* all copies or substantial portions of the Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
|
|
* THE SOFTWARE.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#if DEPTH == 8
|
2017-03-15 11:47:52 +01:00
|
|
|
#define PUTPIXEL(s, a, c) ROP_OP(s, a, c)
|
2004-06-06 17:16:19 +02:00
|
|
|
#elif DEPTH == 16
|
2017-03-15 11:47:52 +01:00
|
|
|
#define PUTPIXEL(s, a, c) ROP_OP_16(s, a, c)
|
2004-06-06 17:16:19 +02:00
|
|
|
#elif DEPTH == 24
|
2017-03-15 11:47:52 +01:00
|
|
|
#define PUTPIXEL(s, a, c) do { \
|
|
|
|
ROP_OP(s, a, c); \
|
|
|
|
ROP_OP(s, a + 1, (col >> 8)); \
|
|
|
|
ROP_OP(s, a + 2, (col >> 16)); \
|
|
|
|
} while (0)
|
2004-06-06 17:16:19 +02:00
|
|
|
#elif DEPTH == 32
|
2017-03-15 11:47:52 +01:00
|
|
|
#define PUTPIXEL(s, a, c) ROP_OP_32(s, a, c)
|
2004-06-06 17:16:19 +02:00
|
|
|
#else
|
|
|
|
#error unsupported DEPTH
|
2007-09-17 10:09:54 +02:00
|
|
|
#endif
|
2004-06-06 17:16:19 +02:00
|
|
|
|
2004-06-10 01:12:09 +02:00
|
|
|
static void
|
|
|
|
glue(glue(glue(cirrus_patternfill_, ROP_NAME), _),DEPTH)
|
2017-03-15 11:47:52 +01:00
|
|
|
(CirrusVGAState *s, uint32_t dstaddr,
|
|
|
|
const uint8_t *src,
|
2007-09-16 23:08:06 +02:00
|
|
|
int dstpitch, int srcpitch,
|
2004-06-10 01:12:09 +02:00
|
|
|
int bltwidth, int bltheight)
|
|
|
|
{
|
2017-03-15 11:47:52 +01:00
|
|
|
uint32_t addr;
|
2004-06-10 01:12:09 +02:00
|
|
|
int x, y, pattern_y, pattern_pitch, pattern_x;
|
|
|
|
unsigned int col;
|
|
|
|
const uint8_t *src1;
|
2005-04-26 22:49:17 +02:00
|
|
|
#if DEPTH == 24
|
2009-05-03 21:25:16 +02:00
|
|
|
int skipleft = s->vga.gr[0x2f] & 0x1f;
|
2005-04-26 22:49:17 +02:00
|
|
|
#else
|
2009-05-03 21:25:16 +02:00
|
|
|
int skipleft = (s->vga.gr[0x2f] & 0x07) * (DEPTH / 8);
|
2005-04-26 22:49:17 +02:00
|
|
|
#endif
|
2004-06-10 01:12:09 +02:00
|
|
|
|
|
|
|
#if DEPTH == 8
|
|
|
|
pattern_pitch = 8;
|
|
|
|
#elif DEPTH == 16
|
|
|
|
pattern_pitch = 16;
|
|
|
|
#else
|
|
|
|
pattern_pitch = 32;
|
|
|
|
#endif
|
|
|
|
pattern_y = s->cirrus_blt_srcaddr & 7;
|
|
|
|
for(y = 0; y < bltheight; y++) {
|
2005-07-02 22:12:37 +02:00
|
|
|
pattern_x = skipleft;
|
2017-03-15 11:47:52 +01:00
|
|
|
addr = dstaddr + skipleft;
|
2004-06-10 01:12:09 +02:00
|
|
|
src1 = src + pattern_y * pattern_pitch;
|
2005-04-17 19:56:18 +02:00
|
|
|
for (x = skipleft; x < bltwidth; x += (DEPTH / 8)) {
|
2004-06-10 01:12:09 +02:00
|
|
|
#if DEPTH == 8
|
|
|
|
col = src1[pattern_x];
|
|
|
|
pattern_x = (pattern_x + 1) & 7;
|
|
|
|
#elif DEPTH == 16
|
|
|
|
col = ((uint16_t *)(src1 + pattern_x))[0];
|
|
|
|
pattern_x = (pattern_x + 2) & 15;
|
2004-07-06 03:50:49 +02:00
|
|
|
#elif DEPTH == 24
|
|
|
|
{
|
|
|
|
const uint8_t *src2 = src1 + pattern_x * 3;
|
|
|
|
col = src2[0] | (src2[1] << 8) | (src2[2] << 16);
|
|
|
|
pattern_x = (pattern_x + 1) & 7;
|
|
|
|
}
|
2004-06-10 01:12:09 +02:00
|
|
|
#else
|
|
|
|
col = ((uint32_t *)(src1 + pattern_x))[0];
|
|
|
|
pattern_x = (pattern_x + 4) & 31;
|
|
|
|
#endif
|
2017-03-15 11:47:52 +01:00
|
|
|
PUTPIXEL(s, addr, col);
|
|
|
|
addr += (DEPTH / 8);
|
2004-06-10 01:12:09 +02:00
|
|
|
}
|
|
|
|
pattern_y = (pattern_y + 1) & 7;
|
2017-03-15 11:47:52 +01:00
|
|
|
dstaddr += dstpitch;
|
2004-06-10 01:12:09 +02:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2004-06-07 21:46:45 +02:00
|
|
|
/* NOTE: srcpitch is ignored */
|
2004-06-06 17:16:19 +02:00
|
|
|
static void
|
|
|
|
glue(glue(glue(cirrus_colorexpand_transp_, ROP_NAME), _),DEPTH)
|
2017-03-15 11:47:52 +01:00
|
|
|
(CirrusVGAState *s, uint32_t dstaddr,
|
|
|
|
const uint8_t *src,
|
2007-09-16 23:08:06 +02:00
|
|
|
int dstpitch, int srcpitch,
|
2004-06-06 17:16:19 +02:00
|
|
|
int bltwidth, int bltheight)
|
|
|
|
{
|
2017-03-15 11:47:52 +01:00
|
|
|
uint32_t addr;
|
2004-06-06 17:16:19 +02:00
|
|
|
int x, y;
|
2004-07-06 03:50:49 +02:00
|
|
|
unsigned bits, bits_xor;
|
2004-06-06 17:16:19 +02:00
|
|
|
unsigned int col;
|
|
|
|
unsigned bitmask;
|
|
|
|
unsigned index;
|
2005-04-26 22:49:17 +02:00
|
|
|
#if DEPTH == 24
|
2009-05-03 21:25:16 +02:00
|
|
|
int dstskipleft = s->vga.gr[0x2f] & 0x1f;
|
2005-04-26 22:49:17 +02:00
|
|
|
int srcskipleft = dstskipleft / 3;
|
|
|
|
#else
|
2009-05-03 21:25:16 +02:00
|
|
|
int srcskipleft = s->vga.gr[0x2f] & 0x07;
|
2005-04-17 19:56:18 +02:00
|
|
|
int dstskipleft = srcskipleft * (DEPTH / 8);
|
2005-04-26 22:49:17 +02:00
|
|
|
#endif
|
2004-06-06 17:16:19 +02:00
|
|
|
|
2004-07-06 03:50:49 +02:00
|
|
|
if (s->cirrus_blt_modeext & CIRRUS_BLTMODEEXT_COLOREXPINV) {
|
|
|
|
bits_xor = 0xff;
|
|
|
|
col = s->cirrus_blt_bgcol;
|
|
|
|
} else {
|
|
|
|
bits_xor = 0x00;
|
|
|
|
col = s->cirrus_blt_fgcol;
|
|
|
|
}
|
|
|
|
|
2004-06-06 17:16:19 +02:00
|
|
|
for(y = 0; y < bltheight; y++) {
|
|
|
|
bitmask = 0x80 >> srcskipleft;
|
2004-07-06 03:50:49 +02:00
|
|
|
bits = *src++ ^ bits_xor;
|
2017-03-15 11:47:52 +01:00
|
|
|
addr = dstaddr + dstskipleft;
|
2005-04-17 19:56:18 +02:00
|
|
|
for (x = dstskipleft; x < bltwidth; x += (DEPTH / 8)) {
|
2004-06-06 17:16:19 +02:00
|
|
|
if ((bitmask & 0xff) == 0) {
|
|
|
|
bitmask = 0x80;
|
2004-07-06 03:50:49 +02:00
|
|
|
bits = *src++ ^ bits_xor;
|
2004-06-06 17:16:19 +02:00
|
|
|
}
|
|
|
|
index = (bits & bitmask);
|
|
|
|
if (index) {
|
2017-03-15 11:47:52 +01:00
|
|
|
PUTPIXEL(s, addr, col);
|
2004-06-06 17:16:19 +02:00
|
|
|
}
|
2017-03-15 11:47:52 +01:00
|
|
|
addr += (DEPTH / 8);
|
2004-06-06 17:16:19 +02:00
|
|
|
bitmask >>= 1;
|
|
|
|
}
|
2017-03-15 11:47:52 +01:00
|
|
|
dstaddr += dstpitch;
|
2004-06-07 21:46:45 +02:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static void
|
2004-07-06 03:50:49 +02:00
|
|
|
glue(glue(glue(cirrus_colorexpand_, ROP_NAME), _),DEPTH)
|
2017-03-15 11:47:52 +01:00
|
|
|
(CirrusVGAState *s, uint32_t dstaddr,
|
|
|
|
const uint8_t *src,
|
2007-09-16 23:08:06 +02:00
|
|
|
int dstpitch, int srcpitch,
|
2004-06-07 21:46:45 +02:00
|
|
|
int bltwidth, int bltheight)
|
|
|
|
{
|
2004-07-06 03:50:49 +02:00
|
|
|
uint32_t colors[2];
|
2017-03-15 11:47:52 +01:00
|
|
|
uint32_t addr;
|
2004-06-07 21:46:45 +02:00
|
|
|
int x, y;
|
|
|
|
unsigned bits;
|
|
|
|
unsigned int col;
|
|
|
|
unsigned bitmask;
|
2009-05-03 21:25:16 +02:00
|
|
|
int srcskipleft = s->vga.gr[0x2f] & 0x07;
|
2005-04-17 19:56:18 +02:00
|
|
|
int dstskipleft = srcskipleft * (DEPTH / 8);
|
2004-06-07 21:46:45 +02:00
|
|
|
|
2004-07-06 03:50:49 +02:00
|
|
|
colors[0] = s->cirrus_blt_bgcol;
|
|
|
|
colors[1] = s->cirrus_blt_fgcol;
|
2004-06-07 21:46:45 +02:00
|
|
|
for(y = 0; y < bltheight; y++) {
|
|
|
|
bitmask = 0x80 >> srcskipleft;
|
|
|
|
bits = *src++;
|
2017-03-15 11:47:52 +01:00
|
|
|
addr = dstaddr + dstskipleft;
|
2005-04-17 19:56:18 +02:00
|
|
|
for (x = dstskipleft; x < bltwidth; x += (DEPTH / 8)) {
|
2004-06-07 21:46:45 +02:00
|
|
|
if ((bitmask & 0xff) == 0) {
|
|
|
|
bitmask = 0x80;
|
|
|
|
bits = *src++;
|
|
|
|
}
|
2004-07-06 03:50:49 +02:00
|
|
|
col = colors[!!(bits & bitmask)];
|
2017-03-15 11:47:52 +01:00
|
|
|
PUTPIXEL(s, addr, col);
|
|
|
|
addr += (DEPTH / 8);
|
2004-07-06 03:50:49 +02:00
|
|
|
bitmask >>= 1;
|
|
|
|
}
|
2017-03-15 11:47:52 +01:00
|
|
|
dstaddr += dstpitch;
|
2004-07-06 03:50:49 +02:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static void
|
|
|
|
glue(glue(glue(cirrus_colorexpand_pattern_transp_, ROP_NAME), _),DEPTH)
|
2017-03-15 11:47:52 +01:00
|
|
|
(CirrusVGAState *s, uint32_t dstaddr,
|
|
|
|
const uint8_t *src,
|
2007-09-16 23:08:06 +02:00
|
|
|
int dstpitch, int srcpitch,
|
2004-07-06 03:50:49 +02:00
|
|
|
int bltwidth, int bltheight)
|
|
|
|
{
|
2017-03-15 11:47:52 +01:00
|
|
|
uint32_t addr;
|
2004-07-06 03:50:49 +02:00
|
|
|
int x, y, bitpos, pattern_y;
|
|
|
|
unsigned int bits, bits_xor;
|
|
|
|
unsigned int col;
|
2005-04-26 22:49:17 +02:00
|
|
|
#if DEPTH == 24
|
2009-05-03 21:25:16 +02:00
|
|
|
int dstskipleft = s->vga.gr[0x2f] & 0x1f;
|
2005-04-26 22:49:17 +02:00
|
|
|
int srcskipleft = dstskipleft / 3;
|
|
|
|
#else
|
2009-05-03 21:25:16 +02:00
|
|
|
int srcskipleft = s->vga.gr[0x2f] & 0x07;
|
2005-04-17 19:56:18 +02:00
|
|
|
int dstskipleft = srcskipleft * (DEPTH / 8);
|
2005-04-26 22:49:17 +02:00
|
|
|
#endif
|
2004-07-06 03:50:49 +02:00
|
|
|
|
|
|
|
if (s->cirrus_blt_modeext & CIRRUS_BLTMODEEXT_COLOREXPINV) {
|
|
|
|
bits_xor = 0xff;
|
|
|
|
col = s->cirrus_blt_bgcol;
|
|
|
|
} else {
|
|
|
|
bits_xor = 0x00;
|
|
|
|
col = s->cirrus_blt_fgcol;
|
|
|
|
}
|
|
|
|
pattern_y = s->cirrus_blt_srcaddr & 7;
|
|
|
|
|
|
|
|
for(y = 0; y < bltheight; y++) {
|
|
|
|
bits = src[pattern_y] ^ bits_xor;
|
2005-04-17 19:56:18 +02:00
|
|
|
bitpos = 7 - srcskipleft;
|
2017-03-15 11:47:52 +01:00
|
|
|
addr = dstaddr + dstskipleft;
|
2005-04-17 19:56:18 +02:00
|
|
|
for (x = dstskipleft; x < bltwidth; x += (DEPTH / 8)) {
|
2004-07-06 03:50:49 +02:00
|
|
|
if ((bits >> bitpos) & 1) {
|
2017-03-15 11:47:52 +01:00
|
|
|
PUTPIXEL(s, addr, col);
|
2004-06-07 21:46:45 +02:00
|
|
|
}
|
2017-03-15 11:47:52 +01:00
|
|
|
addr += (DEPTH / 8);
|
2004-07-06 03:50:49 +02:00
|
|
|
bitpos = (bitpos - 1) & 7;
|
2004-06-07 21:46:45 +02:00
|
|
|
}
|
2004-07-06 03:50:49 +02:00
|
|
|
pattern_y = (pattern_y + 1) & 7;
|
2017-03-15 11:47:52 +01:00
|
|
|
dstaddr += dstpitch;
|
2004-06-06 17:16:19 +02:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static void
|
2004-07-06 03:50:49 +02:00
|
|
|
glue(glue(glue(cirrus_colorexpand_pattern_, ROP_NAME), _),DEPTH)
|
2017-03-15 11:47:52 +01:00
|
|
|
(CirrusVGAState *s, uint32_t dstaddr,
|
|
|
|
const uint8_t *src,
|
2007-09-16 23:08:06 +02:00
|
|
|
int dstpitch, int srcpitch,
|
2004-06-06 17:16:19 +02:00
|
|
|
int bltwidth, int bltheight)
|
|
|
|
{
|
|
|
|
uint32_t colors[2];
|
2017-03-15 11:47:52 +01:00
|
|
|
uint32_t addr;
|
2004-07-06 03:50:49 +02:00
|
|
|
int x, y, bitpos, pattern_y;
|
|
|
|
unsigned int bits;
|
2004-06-06 17:16:19 +02:00
|
|
|
unsigned int col;
|
2009-05-03 21:25:16 +02:00
|
|
|
int srcskipleft = s->vga.gr[0x2f] & 0x07;
|
2005-04-17 19:56:18 +02:00
|
|
|
int dstskipleft = srcskipleft * (DEPTH / 8);
|
2004-06-06 17:16:19 +02:00
|
|
|
|
|
|
|
colors[0] = s->cirrus_blt_bgcol;
|
|
|
|
colors[1] = s->cirrus_blt_fgcol;
|
2004-07-06 03:50:49 +02:00
|
|
|
pattern_y = s->cirrus_blt_srcaddr & 7;
|
|
|
|
|
2004-06-06 17:16:19 +02:00
|
|
|
for(y = 0; y < bltheight; y++) {
|
2004-07-06 03:50:49 +02:00
|
|
|
bits = src[pattern_y];
|
2005-04-17 19:56:18 +02:00
|
|
|
bitpos = 7 - srcskipleft;
|
2017-03-15 11:47:52 +01:00
|
|
|
addr = dstaddr + dstskipleft;
|
2005-04-17 19:56:18 +02:00
|
|
|
for (x = dstskipleft; x < bltwidth; x += (DEPTH / 8)) {
|
2004-07-06 03:50:49 +02:00
|
|
|
col = colors[(bits >> bitpos) & 1];
|
2017-03-15 11:47:52 +01:00
|
|
|
PUTPIXEL(s, addr, col);
|
|
|
|
addr += (DEPTH / 8);
|
2004-07-06 03:50:49 +02:00
|
|
|
bitpos = (bitpos - 1) & 7;
|
2004-06-06 17:16:19 +02:00
|
|
|
}
|
2004-07-06 03:50:49 +02:00
|
|
|
pattern_y = (pattern_y + 1) & 7;
|
2017-03-15 11:47:52 +01:00
|
|
|
dstaddr += dstpitch;
|
2004-06-06 17:16:19 +02:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2007-09-16 23:08:06 +02:00
|
|
|
static void
|
2004-06-06 17:16:19 +02:00
|
|
|
glue(glue(glue(cirrus_fill_, ROP_NAME), _),DEPTH)
|
|
|
|
(CirrusVGAState *s,
|
2017-03-15 11:47:52 +01:00
|
|
|
uint32_t dstaddr, int dst_pitch,
|
2004-06-06 17:16:19 +02:00
|
|
|
int width, int height)
|
|
|
|
{
|
2017-03-15 11:47:52 +01:00
|
|
|
uint32_t addr;
|
2004-06-06 17:16:19 +02:00
|
|
|
uint32_t col;
|
|
|
|
int x, y;
|
|
|
|
|
|
|
|
col = s->cirrus_blt_fgcol;
|
|
|
|
|
|
|
|
for(y = 0; y < height; y++) {
|
2017-03-15 11:47:52 +01:00
|
|
|
addr = dstaddr;
|
2004-06-06 17:16:19 +02:00
|
|
|
for(x = 0; x < width; x += (DEPTH / 8)) {
|
2017-03-15 11:47:52 +01:00
|
|
|
PUTPIXEL(s, addr, col);
|
|
|
|
addr += (DEPTH / 8);
|
2004-06-06 17:16:19 +02:00
|
|
|
}
|
2017-03-15 11:47:52 +01:00
|
|
|
dstaddr += dst_pitch;
|
2004-06-06 17:16:19 +02:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
#undef DEPTH
|
|
|
|
#undef PUTPIXEL
|