2008-09-18 20:27:29 +02:00
|
|
|
#ifndef FW_CFG_H
|
|
|
|
#define FW_CFG_H
|
|
|
|
|
|
|
|
#define FW_CFG_SIGNATURE 0x00
|
|
|
|
#define FW_CFG_ID 0x01
|
2008-09-18 20:31:52 +02:00
|
|
|
#define FW_CFG_UUID 0x02
|
2008-09-18 20:33:18 +02:00
|
|
|
#define FW_CFG_RAM_SIZE 0x03
|
|
|
|
#define FW_CFG_NOGRAPHIC 0x04
|
|
|
|
#define FW_CFG_NB_CPUS 0x05
|
|
|
|
#define FW_CFG_MACHINE_ID 0x06
|
2009-03-08 10:34:26 +01:00
|
|
|
#define FW_CFG_KERNEL_ADDR 0x07
|
|
|
|
#define FW_CFG_KERNEL_SIZE 0x08
|
|
|
|
#define FW_CFG_KERNEL_CMDLINE 0x09
|
|
|
|
#define FW_CFG_INITRD_ADDR 0x0a
|
|
|
|
#define FW_CFG_INITRD_SIZE 0x0b
|
|
|
|
#define FW_CFG_BOOT_DEVICE 0x0c
|
2009-04-22 00:31:41 +02:00
|
|
|
#define FW_CFG_NUMA 0x0d
|
2009-07-02 00:19:02 +02:00
|
|
|
#define FW_CFG_BOOT_MENU 0x0e
|
2009-07-23 17:03:42 +02:00
|
|
|
#define FW_CFG_MAX_CPUS 0x0f
|
2008-09-18 20:27:29 +02:00
|
|
|
#define FW_CFG_MAX_ENTRY 0x10
|
|
|
|
|
|
|
|
#define FW_CFG_WRITE_CHANNEL 0x4000
|
|
|
|
#define FW_CFG_ARCH_LOCAL 0x8000
|
|
|
|
#define FW_CFG_ENTRY_MASK ~(FW_CFG_WRITE_CHANNEL | FW_CFG_ARCH_LOCAL)
|
|
|
|
|
|
|
|
#define FW_CFG_INVALID 0xffff
|
|
|
|
|
|
|
|
#ifndef NO_QEMU_PROTOS
|
|
|
|
typedef void (*FWCfgCallback)(void *opaque, uint8_t *data);
|
|
|
|
|
|
|
|
int fw_cfg_add_bytes(void *opaque, uint16_t key, uint8_t *data, uint16_t len);
|
|
|
|
int fw_cfg_add_i16(void *opaque, uint16_t key, uint16_t value);
|
|
|
|
int fw_cfg_add_i32(void *opaque, uint16_t key, uint32_t value);
|
|
|
|
int fw_cfg_add_i64(void *opaque, uint16_t key, uint64_t value);
|
|
|
|
int fw_cfg_add_callback(void *opaque, uint16_t key, FWCfgCallback callback,
|
|
|
|
void *callback_opaque, uint8_t *data, size_t len);
|
|
|
|
void *fw_cfg_init(uint32_t ctl_port, uint32_t data_port,
|
2009-10-01 23:12:16 +02:00
|
|
|
target_phys_addr_t crl_addr, target_phys_addr_t data_addr);
|
2008-09-18 20:27:29 +02:00
|
|
|
|
|
|
|
#endif /* NO_QEMU_PROTOS */
|
|
|
|
|
|
|
|
#endif
|