2009-06-21 18:49:54 +02:00
|
|
|
#ifndef QEMU_MSIX_H
|
|
|
|
#define QEMU_MSIX_H
|
|
|
|
|
2012-12-12 22:05:42 +01:00
|
|
|
#include "hw/pci/pci.h"
|
2009-06-21 18:49:54 +02:00
|
|
|
|
2019-05-21 17:15:43 +02:00
|
|
|
#define MSIX_CAP_LENGTH 12
|
|
|
|
|
2012-07-19 02:35:07 +02:00
|
|
|
void msix_set_message(PCIDevice *dev, int vector, MSIMessage msg);
|
2012-12-20 23:27:02 +01:00
|
|
|
MSIMessage msix_get_message(PCIDevice *dev, unsigned int vector);
|
2012-06-14 20:16:47 +02:00
|
|
|
int msix_init(PCIDevice *dev, unsigned short nentries,
|
|
|
|
MemoryRegion *table_bar, uint8_t table_bar_nr,
|
|
|
|
unsigned table_offset, MemoryRegion *pba_bar,
|
2017-01-17 07:18:48 +01:00
|
|
|
uint8_t pba_bar_nr, unsigned pba_offset, uint8_t cap_pos,
|
|
|
|
Error **errp);
|
2012-06-14 20:15:51 +02:00
|
|
|
int msix_init_exclusive_bar(PCIDevice *dev, unsigned short nentries,
|
2017-01-17 07:18:48 +01:00
|
|
|
uint8_t bar_nr, Error **errp);
|
2009-06-21 18:49:54 +02:00
|
|
|
|
2012-06-14 06:52:06 +02:00
|
|
|
void msix_write_config(PCIDevice *dev, uint32_t address, uint32_t val, int len);
|
2009-06-21 18:49:54 +02:00
|
|
|
|
2012-06-14 20:16:57 +02:00
|
|
|
void msix_uninit(PCIDevice *dev, MemoryRegion *table_bar,
|
|
|
|
MemoryRegion *pba_bar);
|
2012-06-14 20:15:51 +02:00
|
|
|
void msix_uninit_exclusive_bar(PCIDevice *dev);
|
2009-06-21 18:49:54 +02:00
|
|
|
|
2012-05-17 15:32:38 +02:00
|
|
|
unsigned int msix_nr_vectors_allocated(const PCIDevice *dev);
|
|
|
|
|
2009-06-21 18:49:54 +02:00
|
|
|
void msix_save(PCIDevice *dev, QEMUFile *f);
|
|
|
|
void msix_load(PCIDevice *dev, QEMUFile *f);
|
|
|
|
|
|
|
|
int msix_enabled(PCIDevice *dev);
|
|
|
|
int msix_present(PCIDevice *dev);
|
|
|
|
|
2012-12-18 12:54:32 +01:00
|
|
|
bool msix_is_masked(PCIDevice *dev, unsigned vector);
|
|
|
|
void msix_set_pending(PCIDevice *dev, unsigned vector);
|
2016-06-01 10:23:31 +02:00
|
|
|
void msix_clr_pending(PCIDevice *dev, int vector);
|
2012-12-18 12:54:32 +01:00
|
|
|
|
2022-08-29 10:35:24 +02:00
|
|
|
void msix_vector_use(PCIDevice *dev, unsigned vector);
|
2009-06-21 18:49:54 +02:00
|
|
|
void msix_vector_unuse(PCIDevice *dev, unsigned vector);
|
2009-11-24 15:44:15 +01:00
|
|
|
void msix_unuse_all_vectors(PCIDevice *dev);
|
2022-08-29 10:35:24 +02:00
|
|
|
void msix_set_mask(PCIDevice *dev, int vector, bool mask);
|
2009-06-21 18:49:54 +02:00
|
|
|
|
|
|
|
void msix_notify(PCIDevice *dev, unsigned vector);
|
|
|
|
|
|
|
|
void msix_reset(PCIDevice *dev);
|
|
|
|
|
2012-05-17 15:32:31 +02:00
|
|
|
int msix_set_vector_notifiers(PCIDevice *dev,
|
|
|
|
MSIVectorUseNotifier use_notifier,
|
2012-12-12 15:10:02 +01:00
|
|
|
MSIVectorReleaseNotifier release_notifier,
|
|
|
|
MSIVectorPollNotifier poll_notifier);
|
2012-05-17 15:32:31 +02:00
|
|
|
void msix_unset_vector_notifiers(PCIDevice *dev);
|
2013-05-07 15:16:58 +02:00
|
|
|
|
|
|
|
extern const VMStateDescription vmstate_msix;
|
|
|
|
|
2015-06-18 14:05:13 +02:00
|
|
|
#define VMSTATE_MSIX_TEST(_field, _state, _test) { \
|
|
|
|
.name = (stringify(_field)), \
|
|
|
|
.size = sizeof(PCIDevice), \
|
|
|
|
.vmsd = &vmstate_msix, \
|
|
|
|
.flags = VMS_STRUCT, \
|
|
|
|
.offset = vmstate_offset_value(_state, _field, PCIDevice), \
|
|
|
|
.field_exists = (_test) \
|
2013-05-07 15:16:58 +02:00
|
|
|
}
|
|
|
|
|
2015-06-18 14:05:13 +02:00
|
|
|
#define VMSTATE_MSIX(_f, _s) \
|
|
|
|
VMSTATE_MSIX_TEST(_f, _s, NULL)
|
|
|
|
|
2009-06-21 18:49:54 +02:00
|
|
|
#endif
|