2003-09-30 22:34:21 +02:00
|
|
|
|
|
|
|
/* this struct defines the way the registers are stored on the
|
|
|
|
stack during a system call. */
|
|
|
|
|
|
|
|
struct target_pt_regs {
|
|
|
|
target_long uregs[18];
|
|
|
|
};
|
|
|
|
|
|
|
|
#define ARM_cpsr uregs[16]
|
|
|
|
#define ARM_pc uregs[15]
|
|
|
|
#define ARM_lr uregs[14]
|
|
|
|
#define ARM_sp uregs[13]
|
|
|
|
#define ARM_ip uregs[12]
|
|
|
|
#define ARM_fp uregs[11]
|
|
|
|
#define ARM_r10 uregs[10]
|
|
|
|
#define ARM_r9 uregs[9]
|
|
|
|
#define ARM_r8 uregs[8]
|
|
|
|
#define ARM_r7 uregs[7]
|
|
|
|
#define ARM_r6 uregs[6]
|
|
|
|
#define ARM_r5 uregs[5]
|
|
|
|
#define ARM_r4 uregs[4]
|
|
|
|
#define ARM_r3 uregs[3]
|
|
|
|
#define ARM_r2 uregs[2]
|
|
|
|
#define ARM_r1 uregs[1]
|
|
|
|
#define ARM_r0 uregs[0]
|
|
|
|
#define ARM_ORIG_r0 uregs[17]
|
|
|
|
|
|
|
|
#define ARM_SYSCALL_BASE 0x900000
|
2005-04-27 22:11:21 +02:00
|
|
|
#define ARM_THUMB_SYSCALL 0
|
2004-04-25 20:00:45 +02:00
|
|
|
|
|
|
|
#define ARM_NR_cacheflush (ARM_SYSCALL_BASE + 0xf0000 + 2)
|
2004-09-13 23:41:39 +02:00
|
|
|
|
2005-04-23 20:25:41 +02:00
|
|
|
#define ARM_NR_semihosting 0x123456
|
|
|
|
#define ARM_NR_thumb_semihosting 0xAB
|
|
|
|
|
2004-09-13 23:41:39 +02:00
|
|
|
#if defined(TARGET_WORDS_BIGENDIAN)
|
2005-01-31 21:45:13 +01:00
|
|
|
#define UNAME_MACHINE "armv5teb"
|
2004-09-13 23:41:39 +02:00
|
|
|
#else
|
2005-01-31 21:45:13 +01:00
|
|
|
#define UNAME_MACHINE "armv5tel"
|
2004-09-13 23:41:39 +02:00
|
|
|
#endif
|
2005-04-23 20:25:41 +02:00
|
|
|
|
|
|
|
uint32_t do_arm_semihosting(CPUState *);
|