2012-02-11 17:26:17 +01:00
|
|
|
/*
|
|
|
|
* QEMU SuperH CPU
|
|
|
|
*
|
|
|
|
* Copyright (c) 2012 SUSE LINUX Products GmbH
|
|
|
|
*
|
|
|
|
* This library is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
|
|
* License as published by the Free Software Foundation; either
|
|
|
|
* version 2.1 of the License, or (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This library is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
|
|
* Lesser General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
|
|
* License along with this library; if not, see
|
|
|
|
* <http://www.gnu.org/licenses/lgpl-2.1.html>
|
|
|
|
*/
|
|
|
|
#ifndef QEMU_SUPERH_CPU_QOM_H
|
|
|
|
#define QEMU_SUPERH_CPU_QOM_H
|
|
|
|
|
2019-07-09 17:20:52 +02:00
|
|
|
#include "hw/core/cpu.h"
|
2012-02-11 17:26:17 +01:00
|
|
|
|
|
|
|
#define TYPE_SUPERH_CPU "superh-cpu"
|
|
|
|
|
2017-10-05 15:50:55 +02:00
|
|
|
#define TYPE_SH7750R_CPU SUPERH_CPU_TYPE_NAME("sh7750r")
|
|
|
|
#define TYPE_SH7751R_CPU SUPERH_CPU_TYPE_NAME("sh7751r")
|
|
|
|
#define TYPE_SH7785_CPU SUPERH_CPU_TYPE_NAME("sh7785")
|
2012-11-19 02:42:18 +01:00
|
|
|
|
2012-02-11 17:26:17 +01:00
|
|
|
#define SUPERH_CPU_CLASS(klass) \
|
|
|
|
OBJECT_CLASS_CHECK(SuperHCPUClass, (klass), TYPE_SUPERH_CPU)
|
|
|
|
#define SUPERH_CPU(obj) \
|
|
|
|
OBJECT_CHECK(SuperHCPU, (obj), TYPE_SUPERH_CPU)
|
|
|
|
#define SUPERH_CPU_GET_CLASS(obj) \
|
|
|
|
OBJECT_GET_CLASS(SuperHCPUClass, (obj), TYPE_SUPERH_CPU)
|
|
|
|
|
|
|
|
/**
|
|
|
|
* SuperHCPUClass:
|
2012-04-23 18:16:02 +02:00
|
|
|
* @parent_realize: The parent class' realize handler.
|
2012-02-11 17:26:17 +01:00
|
|
|
* @parent_reset: The parent class' reset handler.
|
2012-11-20 16:15:47 +01:00
|
|
|
* @pvr: Processor Version Register
|
|
|
|
* @prr: Processor Revision Register
|
|
|
|
* @cvr: Cache Version Register
|
2012-02-11 17:26:17 +01:00
|
|
|
*
|
|
|
|
* A SuperH CPU model.
|
|
|
|
*/
|
|
|
|
typedef struct SuperHCPUClass {
|
|
|
|
/*< private >*/
|
|
|
|
CPUClass parent_class;
|
|
|
|
/*< public >*/
|
|
|
|
|
2012-04-23 18:16:02 +02:00
|
|
|
DeviceRealize parent_realize;
|
2012-02-11 17:26:17 +01:00
|
|
|
void (*parent_reset)(CPUState *cpu);
|
2012-11-19 02:42:18 +01:00
|
|
|
|
2012-11-20 16:15:47 +01:00
|
|
|
uint32_t pvr;
|
|
|
|
uint32_t prr;
|
|
|
|
uint32_t cvr;
|
2012-02-11 17:26:17 +01:00
|
|
|
} SuperHCPUClass;
|
|
|
|
|
2016-03-15 13:49:25 +01:00
|
|
|
typedef struct SuperHCPU SuperHCPU;
|
2013-02-02 10:57:51 +01:00
|
|
|
|
2012-02-11 17:26:17 +01:00
|
|
|
#endif
|