2013-03-12 01:31:48 +01:00
|
|
|
/*
|
|
|
|
* PowerPC MMU stub handling for user mode emulation
|
|
|
|
*
|
|
|
|
* Copyright (c) 2003-2007 Jocelyn Mayer
|
|
|
|
* Copyright (c) 2013 David Gibson, IBM Corporation.
|
|
|
|
*
|
|
|
|
* This library is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
|
|
* License as published by the Free Software Foundation; either
|
2020-10-19 08:11:26 +02:00
|
|
|
* version 2.1 of the License, or (at your option) any later version.
|
2013-03-12 01:31:48 +01:00
|
|
|
*
|
|
|
|
* This library is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
|
|
* Lesser General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
|
|
*/
|
|
|
|
|
2016-01-26 19:16:58 +01:00
|
|
|
#include "qemu/osdep.h"
|
2013-03-12 01:31:48 +01:00
|
|
|
#include "cpu.h"
|
2019-04-02 12:03:41 +02:00
|
|
|
#include "exec/exec-all.h"
|
2021-09-18 15:37:19 +02:00
|
|
|
#include "internal.h"
|
2013-03-12 01:31:48 +01:00
|
|
|
|
2021-09-18 15:37:19 +02:00
|
|
|
void ppc_cpu_record_sigsegv(CPUState *cs, vaddr address,
|
|
|
|
MMUAccessType access_type,
|
|
|
|
bool maperr, uintptr_t retaddr)
|
2013-03-12 01:31:48 +01:00
|
|
|
{
|
2013-08-26 03:01:33 +02:00
|
|
|
PowerPCCPU *cpu = POWERPC_CPU(cs);
|
|
|
|
CPUPPCState *env = &cpu->env;
|
2013-03-12 01:31:48 +01:00
|
|
|
int exception, error_code;
|
|
|
|
|
2021-09-18 15:37:19 +02:00
|
|
|
/*
|
|
|
|
* Both DSISR and the "trap number" (exception vector offset,
|
|
|
|
* looked up from exception_index) are present in the linux-user
|
|
|
|
* signal frame.
|
|
|
|
* FIXME: we don't actually populate the trap number properly.
|
|
|
|
* It would be easiest to fill in an env->trap value now.
|
|
|
|
*/
|
2019-04-02 12:03:41 +02:00
|
|
|
if (access_type == MMU_INST_FETCH) {
|
2013-03-12 01:31:48 +01:00
|
|
|
exception = POWERPC_EXCP_ISI;
|
|
|
|
error_code = 0x40000000;
|
|
|
|
} else {
|
|
|
|
exception = POWERPC_EXCP_DSI;
|
|
|
|
error_code = 0x40000000;
|
2019-04-02 12:03:41 +02:00
|
|
|
if (access_type == MMU_DATA_STORE) {
|
2013-03-12 01:31:48 +01:00
|
|
|
error_code |= 0x02000000;
|
|
|
|
}
|
|
|
|
env->spr[SPR_DAR] = address;
|
|
|
|
env->spr[SPR_DSISR] = error_code;
|
|
|
|
}
|
2013-08-26 08:31:06 +02:00
|
|
|
cs->exception_index = exception;
|
2013-03-12 01:31:48 +01:00
|
|
|
env->error_code = error_code;
|
2019-04-02 12:03:41 +02:00
|
|
|
cpu_loop_exit_restore(cs, retaddr);
|
2013-03-12 01:31:48 +01:00
|
|
|
}
|