2022-06-06 14:43:31 +02:00
|
|
|
/*
|
|
|
|
* LOONGARCH gdb server stub
|
|
|
|
*
|
|
|
|
* Copyright (c) 2021 Loongson Technology Corporation Limited
|
|
|
|
*
|
|
|
|
* SPDX-License-Identifier: LGPL-2.1+
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include "qemu/osdep.h"
|
|
|
|
#include "cpu.h"
|
|
|
|
#include "internals.h"
|
|
|
|
#include "exec/gdbstub.h"
|
|
|
|
|
2022-08-05 05:35:23 +02:00
|
|
|
uint64_t read_fcc(CPULoongArchState *env)
|
|
|
|
{
|
|
|
|
uint64_t ret = 0;
|
|
|
|
|
|
|
|
for (int i = 0; i < 8; ++i) {
|
|
|
|
ret |= (uint64_t)env->cf[i] << (i * 8);
|
|
|
|
}
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
void write_fcc(CPULoongArchState *env, uint64_t val)
|
|
|
|
{
|
|
|
|
for (int i = 0; i < 8; ++i) {
|
|
|
|
env->cf[i] = (val >> (i * 8)) & 1;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2022-06-06 14:43:31 +02:00
|
|
|
int loongarch_cpu_gdb_read_register(CPUState *cs, GByteArray *mem_buf, int n)
|
|
|
|
{
|
|
|
|
LoongArchCPU *cpu = LOONGARCH_CPU(cs);
|
|
|
|
CPULoongArchState *env = &cpu->env;
|
|
|
|
|
|
|
|
if (0 <= n && n < 32) {
|
|
|
|
return gdb_get_regl(mem_buf, env->gpr[n]);
|
|
|
|
} else if (n == 32) {
|
2022-08-05 05:35:19 +02:00
|
|
|
/* orig_a0 */
|
|
|
|
return gdb_get_regl(mem_buf, 0);
|
2022-06-06 14:43:31 +02:00
|
|
|
} else if (n == 33) {
|
2022-08-05 05:35:19 +02:00
|
|
|
return gdb_get_regl(mem_buf, env->pc);
|
|
|
|
} else if (n == 34) {
|
2022-06-24 05:10:43 +02:00
|
|
|
return gdb_get_regl(mem_buf, env->CSR_BADV);
|
2022-06-06 14:43:31 +02:00
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
int loongarch_cpu_gdb_write_register(CPUState *cs, uint8_t *mem_buf, int n)
|
|
|
|
{
|
|
|
|
LoongArchCPU *cpu = LOONGARCH_CPU(cs);
|
|
|
|
CPULoongArchState *env = &cpu->env;
|
|
|
|
target_ulong tmp = ldtul_p(mem_buf);
|
|
|
|
int length = 0;
|
|
|
|
|
|
|
|
if (0 <= n && n < 32) {
|
|
|
|
env->gpr[n] = tmp;
|
|
|
|
length = sizeof(target_ulong);
|
2022-08-05 05:35:19 +02:00
|
|
|
} else if (n == 33) {
|
2022-06-06 14:43:31 +02:00
|
|
|
env->pc = tmp;
|
|
|
|
length = sizeof(target_ulong);
|
|
|
|
}
|
|
|
|
return length;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int loongarch_gdb_get_fpu(CPULoongArchState *env,
|
|
|
|
GByteArray *mem_buf, int n)
|
|
|
|
{
|
|
|
|
if (0 <= n && n < 32) {
|
|
|
|
return gdb_get_reg64(mem_buf, env->fpr[n]);
|
2022-08-05 05:35:23 +02:00
|
|
|
} else if (n == 32) {
|
|
|
|
uint64_t val = read_fcc(env);
|
|
|
|
return gdb_get_reg64(mem_buf, val);
|
|
|
|
} else if (n == 33) {
|
2022-06-06 14:43:31 +02:00
|
|
|
return gdb_get_reg32(mem_buf, env->fcsr0);
|
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int loongarch_gdb_set_fpu(CPULoongArchState *env,
|
|
|
|
uint8_t *mem_buf, int n)
|
|
|
|
{
|
|
|
|
int length = 0;
|
|
|
|
|
|
|
|
if (0 <= n && n < 32) {
|
|
|
|
env->fpr[n] = ldq_p(mem_buf);
|
|
|
|
length = 8;
|
2022-08-05 05:35:23 +02:00
|
|
|
} else if (n == 32) {
|
|
|
|
uint64_t val = ldq_p(mem_buf);
|
|
|
|
write_fcc(env, val);
|
|
|
|
length = 8;
|
|
|
|
} else if (n == 33) {
|
2022-06-06 14:43:31 +02:00
|
|
|
env->fcsr0 = ldl_p(mem_buf);
|
|
|
|
length = 4;
|
|
|
|
}
|
|
|
|
return length;
|
|
|
|
}
|
|
|
|
|
|
|
|
void loongarch_cpu_register_gdb_regs_for_features(CPUState *cs)
|
|
|
|
{
|
|
|
|
gdb_register_coprocessor(cs, loongarch_gdb_get_fpu, loongarch_gdb_set_fpu,
|
2022-08-05 05:35:22 +02:00
|
|
|
41, "loongarch-fpu.xml", 0);
|
2022-06-06 14:43:31 +02:00
|
|
|
}
|