32 lines
1.2 KiB
C
32 lines
1.2 KiB
C
|
/* PowerPC hardware exceptions management helpers */
|
||
|
|
typedef void (*clk_setup_cb)(void *opaque, uint32_t freq);
|
||
|
|
typedef struct clk_setup_t clk_setup_t;
|
||
|
|
struct clk_setup_t {
|
||
|
|
clk_setup_cb cb;
|
||
|
|
void *opaque;
|
||
|
|
};
|
||
|
|
static inline void clk_setup (clk_setup_t *clk, uint32_t freq)
|
||
|
|
{
|
||
|
|
if (clk->cb != NULL)
|
||
|
|
(*clk->cb)(clk->opaque, freq);
|
||
|
|
}
|
||
|
|
|
||
|
|
clk_setup_cb cpu_ppc_tb_init (CPUState *env, uint32_t freq);
|
||
|
|
/* Embedded PowerPC DCR management */
|
||
|
|
typedef target_ulong (*dcr_read_cb)(void *opaque, int dcrn);
|
||
|
|
typedef void (*dcr_write_cb)(void *opaque, int dcrn, target_ulong val);
|
||
|
|
int ppc_dcr_init (CPUState *env, int (*dcr_read_error)(int dcrn),
|
||
|
|
int (*dcr_write_error)(int dcrn));
|
||
|
|
int ppc_dcr_register (CPUState *env, int dcrn, void *opaque,
|
||
|
|
dcr_read_cb drc_read, dcr_write_cb dcr_write);
|
||
|
|
clk_setup_cb ppc_emb_timers_init (CPUState *env, uint32_t freq);
|
||
|
|
/* Embedded PowerPC reset */
|
||
|
|
void ppc40x_core_reset (CPUState *env);
|
||
|
|
void ppc40x_chip_reset (CPUState *env);
|
||
|
|
void ppc40x_system_reset (CPUState *env);
|
||
|
|
void PREP_debug_write (void *opaque, uint32_t addr, uint32_t val);
|
||
|
|
|
||
|
|
extern CPUWriteMemoryFunc *PPC_io_write[];
|
||
|
|
extern CPUReadMemoryFunc *PPC_io_read[];
|
||
|
|
void PPC_debug_write (void *opaque, uint32_t addr, uint32_t val);
|