2012-10-17 09:54:19 +02:00
|
|
|
/*
|
|
|
|
* QEMU 16550A UART emulation
|
|
|
|
*
|
|
|
|
* Copyright (c) 2003-2004 Fabrice Bellard
|
|
|
|
* Copyright (c) 2008 Citrix Systems, Inc.
|
|
|
|
*
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
|
|
* in the Software without restriction, including without limitation the rights
|
|
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
|
|
* furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice shall be included in
|
|
|
|
* all copies or substantial portions of the Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
|
|
* THE SOFTWARE.
|
|
|
|
*/
|
|
|
|
|
2013-02-05 17:06:20 +01:00
|
|
|
#include "hw/char/serial.h"
|
|
|
|
#include "hw/isa/isa.h"
|
2012-10-17 09:54:19 +02:00
|
|
|
|
2013-04-27 22:18:50 +02:00
|
|
|
#define ISA_SERIAL(obj) OBJECT_CHECK(ISASerialState, (obj), TYPE_ISA_SERIAL)
|
|
|
|
|
2012-10-17 09:54:19 +02:00
|
|
|
typedef struct ISASerialState {
|
2013-04-27 22:18:50 +02:00
|
|
|
ISADevice parent_obj;
|
|
|
|
|
2012-10-17 09:54:19 +02:00
|
|
|
uint32_t index;
|
|
|
|
uint32_t iobase;
|
|
|
|
uint32_t isairq;
|
|
|
|
SerialState state;
|
|
|
|
} ISASerialState;
|
|
|
|
|
|
|
|
static const int isa_serial_io[MAX_SERIAL_PORTS] = {
|
|
|
|
0x3f8, 0x2f8, 0x3e8, 0x2e8
|
|
|
|
};
|
|
|
|
static const int isa_serial_irq[MAX_SERIAL_PORTS] = {
|
|
|
|
4, 3, 4, 3
|
|
|
|
};
|
|
|
|
|
2012-11-25 02:37:14 +01:00
|
|
|
static void serial_isa_realizefn(DeviceState *dev, Error **errp)
|
2012-10-17 09:54:19 +02:00
|
|
|
{
|
|
|
|
static int index;
|
2012-11-25 02:37:14 +01:00
|
|
|
ISADevice *isadev = ISA_DEVICE(dev);
|
2013-04-27 22:18:50 +02:00
|
|
|
ISASerialState *isa = ISA_SERIAL(dev);
|
2012-10-17 09:54:19 +02:00
|
|
|
SerialState *s = &isa->state;
|
|
|
|
|
|
|
|
if (isa->index == -1) {
|
|
|
|
isa->index = index;
|
|
|
|
}
|
|
|
|
if (isa->index >= MAX_SERIAL_PORTS) {
|
2012-11-25 02:37:14 +01:00
|
|
|
error_setg(errp, "Max. supported number of ISA serial ports is %d.",
|
|
|
|
MAX_SERIAL_PORTS);
|
|
|
|
return;
|
2012-10-17 09:54:19 +02:00
|
|
|
}
|
|
|
|
if (isa->iobase == -1) {
|
|
|
|
isa->iobase = isa_serial_io[isa->index];
|
|
|
|
}
|
|
|
|
if (isa->isairq == -1) {
|
|
|
|
isa->isairq = isa_serial_irq[isa->index];
|
|
|
|
}
|
|
|
|
index++;
|
|
|
|
|
|
|
|
s->baudbase = 115200;
|
2012-11-25 02:37:14 +01:00
|
|
|
isa_init_irq(isadev, &s->irq, isa->isairq);
|
|
|
|
serial_realize_core(s, errp);
|
|
|
|
qdev_set_legacy_instance_id(dev, isa->iobase, 3);
|
2012-10-17 09:54:19 +02:00
|
|
|
|
2013-06-07 03:25:08 +02:00
|
|
|
memory_region_init_io(&s->io, OBJECT(isa), &serial_io_ops, s, "serial", 8);
|
2012-11-25 02:37:14 +01:00
|
|
|
isa_register_ioport(isadev, &s->io, isa->iobase);
|
2012-10-17 09:54:19 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
static const VMStateDescription vmstate_isa_serial = {
|
|
|
|
.name = "serial",
|
|
|
|
.version_id = 3,
|
|
|
|
.minimum_version_id = 2,
|
|
|
|
.fields = (VMStateField[]) {
|
|
|
|
VMSTATE_STRUCT(state, ISASerialState, 0, vmstate_serial, SerialState),
|
|
|
|
VMSTATE_END_OF_LIST()
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
static Property serial_isa_properties[] = {
|
|
|
|
DEFINE_PROP_UINT32("index", ISASerialState, index, -1),
|
2014-02-08 11:01:53 +01:00
|
|
|
DEFINE_PROP_UINT32("iobase", ISASerialState, iobase, -1),
|
2012-10-17 09:54:19 +02:00
|
|
|
DEFINE_PROP_UINT32("irq", ISASerialState, isairq, -1),
|
|
|
|
DEFINE_PROP_CHR("chardev", ISASerialState, state.chr),
|
|
|
|
DEFINE_PROP_UINT32("wakeup", ISASerialState, state.wakeup, 0),
|
|
|
|
DEFINE_PROP_END_OF_LIST(),
|
|
|
|
};
|
|
|
|
|
|
|
|
static void serial_isa_class_initfn(ObjectClass *klass, void *data)
|
|
|
|
{
|
|
|
|
DeviceClass *dc = DEVICE_CLASS(klass);
|
2012-11-25 02:37:14 +01:00
|
|
|
|
|
|
|
dc->realize = serial_isa_realizefn;
|
2012-10-17 09:54:19 +02:00
|
|
|
dc->vmsd = &vmstate_isa_serial;
|
|
|
|
dc->props = serial_isa_properties;
|
2013-07-29 16:17:45 +02:00
|
|
|
set_bit(DEVICE_CATEGORY_INPUT, dc->categories);
|
2012-10-17 09:54:19 +02:00
|
|
|
}
|
|
|
|
|
2013-01-10 16:19:07 +01:00
|
|
|
static const TypeInfo serial_isa_info = {
|
2013-04-27 22:18:50 +02:00
|
|
|
.name = TYPE_ISA_SERIAL,
|
2012-10-17 09:54:19 +02:00
|
|
|
.parent = TYPE_ISA_DEVICE,
|
|
|
|
.instance_size = sizeof(ISASerialState),
|
|
|
|
.class_init = serial_isa_class_initfn,
|
|
|
|
};
|
|
|
|
|
|
|
|
static void serial_register_types(void)
|
|
|
|
{
|
|
|
|
type_register_static(&serial_isa_info);
|
|
|
|
}
|
|
|
|
|
|
|
|
type_init(serial_register_types)
|
|
|
|
|
2015-02-04 18:33:06 +01:00
|
|
|
static void serial_isa_init(ISABus *bus, int index, CharDriverState *chr)
|
2012-10-17 09:54:19 +02:00
|
|
|
{
|
2013-06-07 13:49:13 +02:00
|
|
|
DeviceState *dev;
|
|
|
|
ISADevice *isadev;
|
2012-10-17 09:54:19 +02:00
|
|
|
|
2015-02-04 18:33:06 +01:00
|
|
|
isadev = isa_create(bus, TYPE_ISA_SERIAL);
|
2013-06-07 13:49:13 +02:00
|
|
|
dev = DEVICE(isadev);
|
|
|
|
qdev_prop_set_uint32(dev, "index", index);
|
|
|
|
qdev_prop_set_chr(dev, "chardev", chr);
|
2015-02-04 18:33:06 +01:00
|
|
|
qdev_init_nofail(dev);
|
2012-10-17 09:54:19 +02:00
|
|
|
}
|
2015-02-04 18:33:05 +01:00
|
|
|
|
|
|
|
void serial_hds_isa_init(ISABus *bus, int n)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
|
|
|
|
assert(n <= MAX_SERIAL_PORTS);
|
|
|
|
|
|
|
|
for (i = 0; i < n; ++i) {
|
|
|
|
if (serial_hds[i]) {
|
|
|
|
serial_isa_init(bus, i, serial_hds[i]);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|