2012-07-20 09:50:39 +02:00
|
|
|
/*
|
|
|
|
* OpenRISC interrupt.
|
|
|
|
*
|
|
|
|
* Copyright (c) 2011-2012 Jia Liu <proljc@gmail.com>
|
|
|
|
*
|
|
|
|
* This library is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
|
|
* License as published by the Free Software Foundation; either
|
|
|
|
* version 2 of the License, or (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This library is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
|
|
* Lesser General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
|
|
*/
|
|
|
|
|
2016-01-26 19:17:22 +01:00
|
|
|
#include "qemu/osdep.h"
|
2012-07-20 09:50:39 +02:00
|
|
|
#include "cpu.h"
|
2016-03-15 13:18:37 +01:00
|
|
|
#include "exec/exec-all.h"
|
2012-07-20 09:50:39 +02:00
|
|
|
#include "qemu-common.h"
|
2012-12-17 18:19:49 +01:00
|
|
|
#include "exec/gdbstub.h"
|
2012-12-17 18:20:00 +01:00
|
|
|
#include "qemu/host-utils.h"
|
2012-07-20 09:50:39 +02:00
|
|
|
#ifndef CONFIG_USER_ONLY
|
|
|
|
#include "hw/loader.h"
|
|
|
|
#endif
|
|
|
|
|
2013-02-02 10:57:51 +01:00
|
|
|
void openrisc_cpu_do_interrupt(CPUState *cs)
|
2012-07-20 09:50:39 +02:00
|
|
|
{
|
2013-08-26 08:31:06 +02:00
|
|
|
#ifndef CONFIG_USER_ONLY
|
2013-02-02 10:57:51 +01:00
|
|
|
OpenRISCCPU *cpu = OPENRISC_CPU(cs);
|
|
|
|
CPUOpenRISCState *env = &cpu->env;
|
2013-10-22 02:12:40 +02:00
|
|
|
|
|
|
|
env->epcr = env->pc;
|
|
|
|
if (env->flags & D_FLAG) {
|
2012-07-20 09:50:41 +02:00
|
|
|
env->flags &= ~D_FLAG;
|
|
|
|
env->sr |= SR_DSX;
|
2013-10-22 02:12:40 +02:00
|
|
|
env->epcr -= 4;
|
|
|
|
}
|
2013-08-26 08:31:06 +02:00
|
|
|
if (cs->exception_index == EXCP_SYSCALL) {
|
2013-10-22 02:12:40 +02:00
|
|
|
env->epcr += 4;
|
2012-07-20 09:50:41 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
/* For machine-state changed between user-mode and supervisor mode,
|
|
|
|
we need flush TLB when we enter&exit EXCP. */
|
2013-09-04 02:19:44 +02:00
|
|
|
tlb_flush(cs, 1);
|
2012-07-20 09:50:41 +02:00
|
|
|
|
|
|
|
env->esr = env->sr;
|
|
|
|
env->sr &= ~SR_DME;
|
|
|
|
env->sr &= ~SR_IME;
|
|
|
|
env->sr |= SR_SM;
|
|
|
|
env->sr &= ~SR_IEE;
|
|
|
|
env->sr &= ~SR_TEE;
|
|
|
|
env->tlb->cpu_openrisc_map_address_data = &cpu_openrisc_get_phys_nommu;
|
|
|
|
env->tlb->cpu_openrisc_map_address_code = &cpu_openrisc_get_phys_nommu;
|
|
|
|
|
2013-08-26 08:31:06 +02:00
|
|
|
if (cs->exception_index > 0 && cs->exception_index < EXCP_NR) {
|
|
|
|
env->pc = (cs->exception_index << 8);
|
2012-07-20 09:50:41 +02:00
|
|
|
} else {
|
2013-09-03 17:38:47 +02:00
|
|
|
cpu_abort(cs, "Unhandled exception 0x%x\n", cs->exception_index);
|
2012-07-20 09:50:41 +02:00
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
2013-08-26 08:31:06 +02:00
|
|
|
cs->exception_index = -1;
|
2012-07-20 09:50:39 +02:00
|
|
|
}
|
2014-09-13 18:45:27 +02:00
|
|
|
|
|
|
|
bool openrisc_cpu_exec_interrupt(CPUState *cs, int interrupt_request)
|
|
|
|
{
|
|
|
|
OpenRISCCPU *cpu = OPENRISC_CPU(cs);
|
|
|
|
CPUOpenRISCState *env = &cpu->env;
|
|
|
|
int idx = -1;
|
|
|
|
|
|
|
|
if ((interrupt_request & CPU_INTERRUPT_HARD) && (env->sr & SR_IEE)) {
|
|
|
|
idx = EXCP_INT;
|
|
|
|
}
|
|
|
|
if ((interrupt_request & CPU_INTERRUPT_TIMER) && (env->sr & SR_TEE)) {
|
|
|
|
idx = EXCP_TICK;
|
|
|
|
}
|
|
|
|
if (idx >= 0) {
|
|
|
|
cs->exception_index = idx;
|
|
|
|
openrisc_cpu_do_interrupt(cs);
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
return false;
|
|
|
|
}
|