2005-07-02 16:58:51 +02:00
|
|
|
#if !defined (__QEMU_MIPS_DEFS_H__)
|
|
|
|
|
#define __QEMU_MIPS_DEFS_H__
|
|
|
|
|
|
|
|
|
|
/* If we want to use host float regs... */
|
|
|
|
|
//#define USE_HOST_FLOAT_REGS
|
|
|
|
|
|
|
|
|
|
/* real pages are variable size... */
|
|
|
|
|
#define TARGET_PAGE_BITS 12
|
|
|
|
|
/* Uses MIPS R4Kc TLB model */
|
|
|
|
|
#define MIPS_USES_R4K_TLB
|
2006-12-06 18:42:40 +01:00
|
|
|
#define MIPS_TLB_MAX 128
|
2005-07-02 16:58:51 +02:00
|
|
|
|
2007-04-01 14:36:18 +02:00
|
|
|
#ifdef TARGET_MIPS64
|
2006-12-21 02:19:56 +01:00
|
|
|
#define TARGET_LONG_BITS 64
|
|
|
|
|
#else
|
|
|
|
|
#define TARGET_LONG_BITS 32
|
|
|
|
|
#endif
|
|
|
|
|
|
2007-04-19 18:35:09 +02:00
|
|
|
/* Strictly follow the architecture standard:
|
|
|
|
|
- Disallow "special" instruction handling for PMON/SPIM.
|
|
|
|
|
Note that we still maintain Count/Compare to match the host clock. */
|
2007-04-11 04:24:14 +02:00
|
|
|
//#define MIPS_STRICT_STANDARD 1
|
|
|
|
|
|
2005-07-02 16:58:51 +02:00
|
|
|
#endif /* !defined (__QEMU_MIPS_DEFS_H__) */
|
