2021-05-17 12:51:22 +02:00
|
|
|
/*
|
|
|
|
* QEMU CPU model (system emulation specific)
|
|
|
|
*
|
|
|
|
* Copyright (c) 2012-2014 SUSE LINUX Products GmbH
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU General Public License
|
|
|
|
* as published by the Free Software Foundation; either version 2
|
|
|
|
* of the License, or (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, see
|
|
|
|
* <http://www.gnu.org/licenses/gpl-2.0.html>
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include "qemu/osdep.h"
|
|
|
|
#include "qapi/error.h"
|
|
|
|
#include "hw/core/cpu.h"
|
|
|
|
|
2021-05-17 12:51:23 +02:00
|
|
|
hwaddr cpu_get_phys_page_attrs_debug(CPUState *cpu, vaddr addr,
|
|
|
|
MemTxAttrs *attrs)
|
|
|
|
{
|
|
|
|
CPUClass *cc = CPU_GET_CLASS(cpu);
|
|
|
|
|
|
|
|
if (cc->get_phys_page_attrs_debug) {
|
|
|
|
return cc->get_phys_page_attrs_debug(cpu, addr, attrs);
|
|
|
|
}
|
|
|
|
/* Fallback for CPUs which don't implement the _attrs_ hook */
|
|
|
|
*attrs = MEMTXATTRS_UNSPECIFIED;
|
|
|
|
return cc->get_phys_page_debug(cpu, addr);
|
|
|
|
}
|
|
|
|
|
|
|
|
hwaddr cpu_get_phys_page_debug(CPUState *cpu, vaddr addr)
|
|
|
|
{
|
|
|
|
MemTxAttrs attrs = {};
|
|
|
|
|
|
|
|
return cpu_get_phys_page_attrs_debug(cpu, addr, &attrs);
|
|
|
|
}
|
|
|
|
|
|
|
|
int cpu_asidx_from_attrs(CPUState *cpu, MemTxAttrs attrs)
|
|
|
|
{
|
|
|
|
CPUClass *cc = CPU_GET_CLASS(cpu);
|
|
|
|
int ret = 0;
|
|
|
|
|
|
|
|
if (cc->asidx_from_attrs) {
|
|
|
|
ret = cc->asidx_from_attrs(cpu, attrs);
|
|
|
|
assert(ret < cpu->num_ases && ret >= 0);
|
|
|
|
}
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
cpu: Directly use cpu_write_elf*() fallback handlers in place
No code directly accesses CPUClass::write_elf*() handlers out
of hw/core/cpu.c (the rest are assignation in target/ code):
$ git grep -F -- '->write_elf'
hw/core/cpu.c:157: return (*cc->write_elf32_qemunote)(f, cpu, opaque);
hw/core/cpu.c:171: return (*cc->write_elf32_note)(f, cpu, cpuid, opaque);
hw/core/cpu.c:186: return (*cc->write_elf64_qemunote)(f, cpu, opaque);
hw/core/cpu.c:200: return (*cc->write_elf64_note)(f, cpu, cpuid, opaque);
hw/core/cpu.c:440: k->write_elf32_qemunote = cpu_common_write_elf32_qemunote;
hw/core/cpu.c:441: k->write_elf32_note = cpu_common_write_elf32_note;
hw/core/cpu.c:442: k->write_elf64_qemunote = cpu_common_write_elf64_qemunote;
hw/core/cpu.c:443: k->write_elf64_note = cpu_common_write_elf64_note;
target/arm/cpu.c:2304: cc->write_elf64_note = arm_cpu_write_elf64_note;
target/arm/cpu.c:2305: cc->write_elf32_note = arm_cpu_write_elf32_note;
target/i386/cpu.c:7425: cc->write_elf64_note = x86_cpu_write_elf64_note;
target/i386/cpu.c:7426: cc->write_elf64_qemunote = x86_cpu_write_elf64_qemunote;
target/i386/cpu.c:7427: cc->write_elf32_note = x86_cpu_write_elf32_note;
target/i386/cpu.c:7428: cc->write_elf32_qemunote = x86_cpu_write_elf32_qemunote;
target/ppc/translate_init.c.inc:10891: cc->write_elf64_note = ppc64_cpu_write_elf64_note;
target/ppc/translate_init.c.inc:10892: cc->write_elf32_note = ppc32_cpu_write_elf32_note;
target/s390x/cpu.c:522: cc->write_elf64_note = s390_cpu_write_elf64_note;
Check the handler presence in place and remove the common fallback code.
Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-Id: <20210517105140.1062037-9-f4bug@amsat.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
2021-05-17 12:51:25 +02:00
|
|
|
int cpu_write_elf32_qemunote(WriteCoreDumpFunction f, CPUState *cpu,
|
|
|
|
void *opaque)
|
|
|
|
{
|
|
|
|
CPUClass *cc = CPU_GET_CLASS(cpu);
|
|
|
|
|
|
|
|
if (!cc->write_elf32_qemunote) {
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
return (*cc->write_elf32_qemunote)(f, cpu, opaque);
|
|
|
|
}
|
|
|
|
|
|
|
|
int cpu_write_elf32_note(WriteCoreDumpFunction f, CPUState *cpu,
|
|
|
|
int cpuid, void *opaque)
|
|
|
|
{
|
|
|
|
CPUClass *cc = CPU_GET_CLASS(cpu);
|
|
|
|
|
|
|
|
if (!cc->write_elf32_note) {
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
return (*cc->write_elf32_note)(f, cpu, cpuid, opaque);
|
|
|
|
}
|
|
|
|
|
|
|
|
int cpu_write_elf64_qemunote(WriteCoreDumpFunction f, CPUState *cpu,
|
|
|
|
void *opaque)
|
|
|
|
{
|
|
|
|
CPUClass *cc = CPU_GET_CLASS(cpu);
|
|
|
|
|
|
|
|
if (!cc->write_elf64_qemunote) {
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
return (*cc->write_elf64_qemunote)(f, cpu, opaque);
|
|
|
|
}
|
|
|
|
|
|
|
|
int cpu_write_elf64_note(WriteCoreDumpFunction f, CPUState *cpu,
|
|
|
|
int cpuid, void *opaque)
|
|
|
|
{
|
|
|
|
CPUClass *cc = CPU_GET_CLASS(cpu);
|
|
|
|
|
|
|
|
if (!cc->write_elf64_note) {
|
|
|
|
return -1;
|
|
|
|
}
|
|
|
|
return (*cc->write_elf64_note)(f, cpu, cpuid, opaque);
|
|
|
|
}
|
|
|
|
|
2021-05-17 12:51:24 +02:00
|
|
|
bool cpu_virtio_is_big_endian(CPUState *cpu)
|
|
|
|
{
|
|
|
|
CPUClass *cc = CPU_GET_CLASS(cpu);
|
|
|
|
|
|
|
|
if (cc->virtio_is_big_endian) {
|
|
|
|
return cc->virtio_is_big_endian(cpu);
|
|
|
|
}
|
|
|
|
return target_words_bigendian();
|
|
|
|
}
|
|
|
|
|
2021-05-17 12:51:22 +02:00
|
|
|
GuestPanicInformation *cpu_get_crash_info(CPUState *cpu)
|
|
|
|
{
|
|
|
|
CPUClass *cc = CPU_GET_CLASS(cpu);
|
|
|
|
GuestPanicInformation *res = NULL;
|
|
|
|
|
|
|
|
if (cc->get_crash_info) {
|
|
|
|
res = cc->get_crash_info(cpu);
|
|
|
|
}
|
|
|
|
return res;
|
|
|
|
}
|