2007-09-16 23:08:06 +02:00
|
|
|
/*
|
2006-09-23 19:40:58 +02:00
|
|
|
* Status and system control registers for ARM RealView/Versatile boards.
|
|
|
|
*
|
2007-11-11 01:04:49 +01:00
|
|
|
* Copyright (c) 2006-2007 CodeSourcery.
|
2006-09-23 19:40:58 +02:00
|
|
|
* Written by Paul Brook
|
|
|
|
*
|
|
|
|
* This code is licenced under the GPL.
|
|
|
|
*/
|
|
|
|
|
2007-11-17 18:14:51 +01:00
|
|
|
#include "hw.h"
|
2007-11-18 02:44:38 +01:00
|
|
|
#include "primecell.h"
|
2007-11-17 18:14:51 +01:00
|
|
|
#include "sysemu.h"
|
2006-09-23 19:40:58 +02:00
|
|
|
|
|
|
|
#define LOCK_VALUE 0xa05f
|
|
|
|
|
|
|
|
typedef struct {
|
|
|
|
uint32_t sys_id;
|
|
|
|
uint32_t leds;
|
|
|
|
uint16_t lockval;
|
|
|
|
uint32_t cfgdata1;
|
|
|
|
uint32_t cfgdata2;
|
|
|
|
uint32_t flags;
|
|
|
|
uint32_t nvflags;
|
|
|
|
uint32_t resetlevel;
|
|
|
|
} arm_sysctl_state;
|
|
|
|
|
|
|
|
static uint32_t arm_sysctl_read(void *opaque, target_phys_addr_t offset)
|
|
|
|
{
|
|
|
|
arm_sysctl_state *s = (arm_sysctl_state *)opaque;
|
|
|
|
|
|
|
|
switch (offset) {
|
|
|
|
case 0x00: /* ID */
|
|
|
|
return s->sys_id;
|
|
|
|
case 0x04: /* SW */
|
|
|
|
/* General purpose hardware switches.
|
|
|
|
We don't have a useful way of exposing these to the user. */
|
|
|
|
return 0;
|
|
|
|
case 0x08: /* LED */
|
|
|
|
return s->leds;
|
|
|
|
case 0x20: /* LOCK */
|
|
|
|
return s->lockval;
|
|
|
|
case 0x0c: /* OSC0 */
|
|
|
|
case 0x10: /* OSC1 */
|
|
|
|
case 0x14: /* OSC2 */
|
|
|
|
case 0x18: /* OSC3 */
|
|
|
|
case 0x1c: /* OSC4 */
|
|
|
|
case 0x24: /* 100HZ */
|
|
|
|
/* ??? Implement these. */
|
|
|
|
return 0;
|
|
|
|
case 0x28: /* CFGDATA1 */
|
|
|
|
return s->cfgdata1;
|
|
|
|
case 0x2c: /* CFGDATA2 */
|
|
|
|
return s->cfgdata2;
|
|
|
|
case 0x30: /* FLAGS */
|
|
|
|
return s->flags;
|
|
|
|
case 0x38: /* NVFLAGS */
|
|
|
|
return s->nvflags;
|
|
|
|
case 0x40: /* RESETCTL */
|
|
|
|
return s->resetlevel;
|
|
|
|
case 0x44: /* PCICTL */
|
|
|
|
return 1;
|
|
|
|
case 0x48: /* MCI */
|
|
|
|
return 0;
|
|
|
|
case 0x4c: /* FLASH */
|
|
|
|
return 0;
|
|
|
|
case 0x50: /* CLCD */
|
|
|
|
return 0x1000;
|
|
|
|
case 0x54: /* CLCDSER */
|
|
|
|
return 0;
|
|
|
|
case 0x58: /* BOOTCS */
|
|
|
|
return 0;
|
|
|
|
case 0x5c: /* 24MHz */
|
|
|
|
/* ??? not implemented. */
|
|
|
|
return 0;
|
|
|
|
case 0x60: /* MISC */
|
|
|
|
return 0;
|
|
|
|
case 0x84: /* PROCID0 */
|
|
|
|
/* ??? Don't know what the proper value for the core tile ID is. */
|
|
|
|
return 0x02000000;
|
|
|
|
case 0x88: /* PROCID1 */
|
|
|
|
return 0xff000000;
|
|
|
|
case 0x64: /* DMAPSR0 */
|
|
|
|
case 0x68: /* DMAPSR1 */
|
|
|
|
case 0x6c: /* DMAPSR2 */
|
|
|
|
case 0x70: /* IOSEL */
|
|
|
|
case 0x74: /* PLDCTL */
|
|
|
|
case 0x80: /* BUSID */
|
|
|
|
case 0x8c: /* OSCRESET0 */
|
|
|
|
case 0x90: /* OSCRESET1 */
|
|
|
|
case 0x94: /* OSCRESET2 */
|
|
|
|
case 0x98: /* OSCRESET3 */
|
|
|
|
case 0x9c: /* OSCRESET4 */
|
|
|
|
case 0xc0: /* SYS_TEST_OSC0 */
|
|
|
|
case 0xc4: /* SYS_TEST_OSC1 */
|
|
|
|
case 0xc8: /* SYS_TEST_OSC2 */
|
|
|
|
case 0xcc: /* SYS_TEST_OSC3 */
|
|
|
|
case 0xd0: /* SYS_TEST_OSC4 */
|
|
|
|
return 0;
|
|
|
|
default:
|
|
|
|
printf ("arm_sysctl_read: Bad register offset 0x%x\n", (int)offset);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static void arm_sysctl_write(void *opaque, target_phys_addr_t offset,
|
|
|
|
uint32_t val)
|
|
|
|
{
|
|
|
|
arm_sysctl_state *s = (arm_sysctl_state *)opaque;
|
|
|
|
|
|
|
|
switch (offset) {
|
|
|
|
case 0x08: /* LED */
|
|
|
|
s->leds = val;
|
|
|
|
case 0x0c: /* OSC0 */
|
|
|
|
case 0x10: /* OSC1 */
|
|
|
|
case 0x14: /* OSC2 */
|
|
|
|
case 0x18: /* OSC3 */
|
|
|
|
case 0x1c: /* OSC4 */
|
|
|
|
/* ??? */
|
|
|
|
break;
|
|
|
|
case 0x20: /* LOCK */
|
|
|
|
if (val == LOCK_VALUE)
|
|
|
|
s->lockval = val;
|
|
|
|
else
|
|
|
|
s->lockval = val & 0x7fff;
|
|
|
|
break;
|
|
|
|
case 0x28: /* CFGDATA1 */
|
|
|
|
/* ??? Need to implement this. */
|
|
|
|
s->cfgdata1 = val;
|
|
|
|
break;
|
|
|
|
case 0x2c: /* CFGDATA2 */
|
|
|
|
/* ??? Need to implement this. */
|
|
|
|
s->cfgdata2 = val;
|
|
|
|
break;
|
|
|
|
case 0x30: /* FLAGSSET */
|
|
|
|
s->flags |= val;
|
|
|
|
break;
|
|
|
|
case 0x34: /* FLAGSCLR */
|
|
|
|
s->flags &= ~val;
|
|
|
|
break;
|
|
|
|
case 0x38: /* NVFLAGSSET */
|
|
|
|
s->nvflags |= val;
|
|
|
|
break;
|
|
|
|
case 0x3c: /* NVFLAGSCLR */
|
|
|
|
s->nvflags &= ~val;
|
|
|
|
break;
|
|
|
|
case 0x40: /* RESETCTL */
|
|
|
|
if (s->lockval == LOCK_VALUE) {
|
|
|
|
s->resetlevel = val;
|
|
|
|
if (val & 0x100)
|
2007-03-11 14:03:18 +01:00
|
|
|
qemu_system_reset_request ();
|
2006-09-23 19:40:58 +02:00
|
|
|
}
|
|
|
|
break;
|
|
|
|
case 0x44: /* PCICTL */
|
|
|
|
/* nothing to do. */
|
|
|
|
break;
|
|
|
|
case 0x4c: /* FLASH */
|
|
|
|
case 0x50: /* CLCD */
|
|
|
|
case 0x54: /* CLCDSER */
|
|
|
|
case 0x64: /* DMAPSR0 */
|
|
|
|
case 0x68: /* DMAPSR1 */
|
|
|
|
case 0x6c: /* DMAPSR2 */
|
|
|
|
case 0x70: /* IOSEL */
|
|
|
|
case 0x74: /* PLDCTL */
|
|
|
|
case 0x80: /* BUSID */
|
|
|
|
case 0x84: /* PROCID0 */
|
|
|
|
case 0x88: /* PROCID1 */
|
|
|
|
case 0x8c: /* OSCRESET0 */
|
|
|
|
case 0x90: /* OSCRESET1 */
|
|
|
|
case 0x94: /* OSCRESET2 */
|
|
|
|
case 0x98: /* OSCRESET3 */
|
|
|
|
case 0x9c: /* OSCRESET4 */
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
printf ("arm_sysctl_write: Bad register offset 0x%x\n", (int)offset);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static CPUReadMemoryFunc *arm_sysctl_readfn[] = {
|
|
|
|
arm_sysctl_read,
|
|
|
|
arm_sysctl_read,
|
|
|
|
arm_sysctl_read
|
|
|
|
};
|
|
|
|
|
|
|
|
static CPUWriteMemoryFunc *arm_sysctl_writefn[] = {
|
|
|
|
arm_sysctl_write,
|
|
|
|
arm_sysctl_write,
|
|
|
|
arm_sysctl_write
|
|
|
|
};
|
|
|
|
|
|
|
|
void arm_sysctl_init(uint32_t base, uint32_t sys_id)
|
|
|
|
{
|
|
|
|
arm_sysctl_state *s;
|
|
|
|
int iomemtype;
|
|
|
|
|
|
|
|
s = (arm_sysctl_state *)qemu_mallocz(sizeof(arm_sysctl_state));
|
|
|
|
if (!s)
|
|
|
|
return;
|
|
|
|
s->sys_id = sys_id;
|
2007-11-11 01:04:49 +01:00
|
|
|
/* The MPcore bootloader uses these flags to start secondary CPUs.
|
|
|
|
We don't use a bootloader, so do this here. */
|
|
|
|
s->flags = 3;
|
2006-09-23 19:40:58 +02:00
|
|
|
iomemtype = cpu_register_io_memory(0, arm_sysctl_readfn,
|
|
|
|
arm_sysctl_writefn, s);
|
2007-06-03 17:19:33 +02:00
|
|
|
cpu_register_physical_memory(base, 0x00001000, iomemtype);
|
2006-09-23 19:40:58 +02:00
|
|
|
/* ??? Save/restore. */
|
|
|
|
}
|