2013-09-26 08:18:44 +02:00
|
|
|
/*
|
|
|
|
* QEMU PowerPC pSeries Logical Partition (aka sPAPR) hardware System Emulator
|
|
|
|
*
|
|
|
|
* PAPR Virtualized Interrupt System, aka ICS/ICP aka xics, in-kernel emulation
|
|
|
|
*
|
|
|
|
* Copyright (c) 2013 David Gibson, IBM Corporation.
|
|
|
|
*
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
|
|
* in the Software without restriction, including without limitation the rights
|
|
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
|
|
* furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice shall be included in
|
|
|
|
* all copies or substantial portions of the Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
|
|
* THE SOFTWARE.
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
2016-01-26 19:16:58 +01:00
|
|
|
#include "qemu/osdep.h"
|
include/qemu/osdep.h: Don't include qapi/error.h
Commit 57cb38b included qapi/error.h into qemu/osdep.h to get the
Error typedef. Since then, we've moved to include qemu/osdep.h
everywhere. Its file comment explains: "To avoid getting into
possible circular include dependencies, this file should not include
any other QEMU headers, with the exceptions of config-host.h,
compiler.h, os-posix.h and os-win32.h, all of which are doing a
similar job to this file and are under similar constraints."
qapi/error.h doesn't do a similar job, and it doesn't adhere to
similar constraints: it includes qapi-types.h. That's in excess of
100KiB of crap most .c files don't actually need.
Add the typedef to qemu/typedefs.h, and include that instead of
qapi/error.h. Include qapi/error.h in .c files that need it and don't
get it now. Include qapi-types.h in qom/object.h for uint16List.
Update scripts/clean-includes accordingly. Update it further to match
reality: replace config.h by config-target.h, add sysemu/os-posix.h,
sysemu/os-win32.h. Update the list of includes in the qemu/osdep.h
comment quoted above similarly.
This reduces the number of objects depending on qapi/error.h from "all
of them" to less than a third. Unfortunately, the number depending on
qapi-types.h shrinks only a little. More work is needed for that one.
Signed-off-by: Markus Armbruster <armbru@redhat.com>
[Fix compilation without the spice devel packages. - Paolo]
Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
2016-03-14 09:01:28 +01:00
|
|
|
#include "qapi/error.h"
|
2016-01-19 21:51:44 +01:00
|
|
|
#include "qemu-common.h"
|
|
|
|
#include "cpu.h"
|
2013-09-26 08:18:44 +02:00
|
|
|
#include "hw/hw.h"
|
|
|
|
#include "trace.h"
|
2014-09-17 12:21:29 +02:00
|
|
|
#include "sysemu/kvm.h"
|
2013-09-26 08:18:44 +02:00
|
|
|
#include "hw/ppc/spapr.h"
|
|
|
|
#include "hw/ppc/xics.h"
|
2019-01-10 09:18:47 +01:00
|
|
|
#include "hw/ppc/xics_spapr.h"
|
2013-09-26 08:18:44 +02:00
|
|
|
#include "kvm_ppc.h"
|
|
|
|
#include "qemu/config-file.h"
|
|
|
|
#include "qemu/error-report.h"
|
|
|
|
|
|
|
|
#include <sys/ioctl.h>
|
|
|
|
|
2017-02-27 15:29:22 +01:00
|
|
|
static int kernel_xics_fd = -1;
|
|
|
|
|
2017-05-17 16:38:20 +02:00
|
|
|
typedef struct KVMEnabledICP {
|
|
|
|
unsigned long vcpu_id;
|
|
|
|
QLIST_ENTRY(KVMEnabledICP) node;
|
|
|
|
} KVMEnabledICP;
|
|
|
|
|
|
|
|
static QLIST_HEAD(, KVMEnabledICP)
|
|
|
|
kvm_enabled_icps = QLIST_HEAD_INITIALIZER(&kvm_enabled_icps);
|
|
|
|
|
2013-09-26 08:18:44 +02:00
|
|
|
/*
|
|
|
|
* ICP-KVM
|
|
|
|
*/
|
2019-02-15 12:39:48 +01:00
|
|
|
void icp_get_kvm_state(ICPState *icp)
|
2013-09-26 08:18:44 +02:00
|
|
|
{
|
|
|
|
uint64_t state;
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
/* ICP for this CPU thread is not in use, exiting */
|
2017-02-27 15:29:33 +01:00
|
|
|
if (!icp->cs) {
|
2013-09-26 08:18:44 +02:00
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
2018-06-11 18:23:10 +02:00
|
|
|
ret = kvm_get_one_reg(icp->cs, KVM_REG_PPC_ICP_STATE, &state);
|
2013-09-26 08:18:44 +02:00
|
|
|
if (ret != 0) {
|
|
|
|
error_report("Unable to retrieve KVM interrupt controller state"
|
2017-02-27 15:29:33 +01:00
|
|
|
" for CPU %ld: %s", kvm_arch_vcpu_id(icp->cs), strerror(errno));
|
2013-09-26 08:18:44 +02:00
|
|
|
exit(1);
|
|
|
|
}
|
|
|
|
|
2017-02-27 15:29:33 +01:00
|
|
|
icp->xirr = state >> KVM_REG_PPC_ICP_XISR_SHIFT;
|
|
|
|
icp->mfrr = (state >> KVM_REG_PPC_ICP_MFRR_SHIFT)
|
2013-09-26 08:18:44 +02:00
|
|
|
& KVM_REG_PPC_ICP_MFRR_MASK;
|
2017-02-27 15:29:33 +01:00
|
|
|
icp->pending_priority = (state >> KVM_REG_PPC_ICP_PPRI_SHIFT)
|
2013-09-26 08:18:44 +02:00
|
|
|
& KVM_REG_PPC_ICP_PPRI_MASK;
|
|
|
|
}
|
|
|
|
|
2017-11-13 20:42:39 +01:00
|
|
|
static void do_icp_synchronize_state(CPUState *cpu, run_on_cpu_data arg)
|
|
|
|
{
|
|
|
|
icp_get_kvm_state(arg.host_ptr);
|
|
|
|
}
|
|
|
|
|
2019-02-15 12:39:48 +01:00
|
|
|
void icp_synchronize_state(ICPState *icp)
|
2017-11-13 20:42:39 +01:00
|
|
|
{
|
|
|
|
if (icp->cs) {
|
|
|
|
run_on_cpu(icp->cs, do_icp_synchronize_state, RUN_ON_CPU_HOST_PTR(icp));
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2019-02-15 12:39:48 +01:00
|
|
|
int icp_set_kvm_state(ICPState *icp)
|
2013-09-26 08:18:44 +02:00
|
|
|
{
|
|
|
|
uint64_t state;
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
/* ICP for this CPU thread is not in use, exiting */
|
2017-02-27 15:29:33 +01:00
|
|
|
if (!icp->cs) {
|
2013-09-26 08:18:44 +02:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2017-02-27 15:29:33 +01:00
|
|
|
state = ((uint64_t)icp->xirr << KVM_REG_PPC_ICP_XISR_SHIFT)
|
|
|
|
| ((uint64_t)icp->mfrr << KVM_REG_PPC_ICP_MFRR_SHIFT)
|
|
|
|
| ((uint64_t)icp->pending_priority << KVM_REG_PPC_ICP_PPRI_SHIFT);
|
2013-09-26 08:18:44 +02:00
|
|
|
|
2018-06-11 18:23:10 +02:00
|
|
|
ret = kvm_set_one_reg(icp->cs, KVM_REG_PPC_ICP_STATE, &state);
|
2013-09-26 08:18:44 +02:00
|
|
|
if (ret != 0) {
|
|
|
|
error_report("Unable to restore KVM interrupt controller state (0x%"
|
2017-02-27 15:29:33 +01:00
|
|
|
PRIx64 ") for CPU %ld: %s", state, kvm_arch_vcpu_id(icp->cs),
|
2013-09-26 08:18:44 +02:00
|
|
|
strerror(errno));
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2019-02-15 12:40:00 +01:00
|
|
|
void icp_kvm_realize(DeviceState *dev, Error **errp)
|
2017-02-27 15:29:24 +01:00
|
|
|
{
|
2018-06-20 12:24:13 +02:00
|
|
|
ICPState *icp = ICP(dev);
|
|
|
|
CPUState *cs;
|
2017-05-17 16:38:20 +02:00
|
|
|
KVMEnabledICP *enabled_icp;
|
2018-06-20 12:24:13 +02:00
|
|
|
unsigned long vcpu_id;
|
2017-02-27 15:29:24 +01:00
|
|
|
int ret;
|
|
|
|
|
|
|
|
if (kernel_xics_fd == -1) {
|
|
|
|
abort();
|
|
|
|
}
|
|
|
|
|
2018-06-20 12:24:13 +02:00
|
|
|
cs = icp->cs;
|
|
|
|
vcpu_id = kvm_arch_vcpu_id(cs);
|
|
|
|
|
2017-02-27 15:29:24 +01:00
|
|
|
/*
|
|
|
|
* If we are reusing a parked vCPU fd corresponding to the CPU
|
|
|
|
* which was hot-removed earlier we don't have to renable
|
|
|
|
* KVM_CAP_IRQ_XICS capability again.
|
|
|
|
*/
|
2017-05-17 16:38:20 +02:00
|
|
|
QLIST_FOREACH(enabled_icp, &kvm_enabled_icps, node) {
|
|
|
|
if (enabled_icp->vcpu_id == vcpu_id) {
|
|
|
|
return;
|
|
|
|
}
|
2017-02-27 15:29:24 +01:00
|
|
|
}
|
|
|
|
|
2017-05-17 16:38:20 +02:00
|
|
|
ret = kvm_vcpu_enable_cap(cs, KVM_CAP_IRQ_XICS, 0, kernel_xics_fd, vcpu_id);
|
2017-02-27 15:29:24 +01:00
|
|
|
if (ret < 0) {
|
2017-06-08 15:43:08 +02:00
|
|
|
error_setg(errp, "Unable to connect CPU%ld to kernel XICS: %s", vcpu_id,
|
|
|
|
strerror(errno));
|
|
|
|
return;
|
2017-02-27 15:29:24 +01:00
|
|
|
}
|
2017-05-17 16:38:20 +02:00
|
|
|
enabled_icp = g_malloc(sizeof(*enabled_icp));
|
|
|
|
enabled_icp->vcpu_id = vcpu_id;
|
|
|
|
QLIST_INSERT_HEAD(&kvm_enabled_icps, enabled_icp, node);
|
2017-02-27 15:29:24 +01:00
|
|
|
}
|
|
|
|
|
2013-09-26 08:18:44 +02:00
|
|
|
/*
|
|
|
|
* ICS-KVM
|
|
|
|
*/
|
2019-02-15 12:40:18 +01:00
|
|
|
void ics_get_kvm_state(ICSState *ics)
|
2013-09-26 08:18:44 +02:00
|
|
|
{
|
|
|
|
uint64_t state;
|
|
|
|
int i;
|
|
|
|
|
|
|
|
for (i = 0; i < ics->nr_irqs; i++) {
|
|
|
|
ICSIRQState *irq = &ics->irqs[i];
|
|
|
|
|
2018-06-11 18:23:10 +02:00
|
|
|
kvm_device_access(kernel_xics_fd, KVM_DEV_XICS_GRP_SOURCES,
|
2018-10-17 10:26:26 +02:00
|
|
|
i + ics->offset, &state, false, &error_fatal);
|
2013-09-26 08:18:44 +02:00
|
|
|
|
|
|
|
irq->server = state & KVM_XICS_DESTINATION_MASK;
|
|
|
|
irq->saved_priority = (state >> KVM_XICS_PRIORITY_SHIFT)
|
|
|
|
& KVM_XICS_PRIORITY_MASK;
|
|
|
|
/*
|
|
|
|
* To be consistent with the software emulation in xics.c, we
|
|
|
|
* split out the masked state + priority that we get from the
|
|
|
|
* kernel into 'current priority' (0xff if masked) and
|
|
|
|
* 'saved priority' (if masked, this is the priority the
|
|
|
|
* interrupt had before it was masked). Masking and unmasking
|
|
|
|
* are done with the ibm,int-off and ibm,int-on RTAS calls.
|
|
|
|
*/
|
|
|
|
if (state & KVM_XICS_MASKED) {
|
|
|
|
irq->priority = 0xff;
|
|
|
|
} else {
|
|
|
|
irq->priority = irq->saved_priority;
|
|
|
|
}
|
|
|
|
|
2017-04-27 08:31:53 +02:00
|
|
|
irq->status = 0;
|
2013-09-26 08:18:44 +02:00
|
|
|
if (state & KVM_XICS_PENDING) {
|
|
|
|
if (state & KVM_XICS_LEVEL_SENSITIVE) {
|
|
|
|
irq->status |= XICS_STATUS_ASSERTED;
|
|
|
|
} else {
|
|
|
|
/*
|
|
|
|
* A pending edge-triggered interrupt (or MSI)
|
|
|
|
* must have been rejected previously when we
|
|
|
|
* first detected it and tried to deliver it,
|
|
|
|
* so mark it as pending and previously rejected
|
|
|
|
* for consistency with how xics.c works.
|
|
|
|
*/
|
|
|
|
irq->status |= XICS_STATUS_MASKED_PENDING
|
|
|
|
| XICS_STATUS_REJECTED;
|
|
|
|
}
|
|
|
|
}
|
2017-04-27 08:32:03 +02:00
|
|
|
if (state & KVM_XICS_PRESENTED) {
|
|
|
|
irq->status |= XICS_STATUS_PRESENTED;
|
|
|
|
}
|
|
|
|
if (state & KVM_XICS_QUEUED) {
|
|
|
|
irq->status |= XICS_STATUS_QUEUED;
|
|
|
|
}
|
2013-09-26 08:18:44 +02:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2019-02-15 12:40:18 +01:00
|
|
|
void ics_synchronize_state(ICSState *ics)
|
2017-11-13 20:42:39 +01:00
|
|
|
{
|
|
|
|
ics_get_kvm_state(ics);
|
|
|
|
}
|
|
|
|
|
2019-02-19 18:18:03 +01:00
|
|
|
int ics_set_kvm_state_one(ICSState *ics, int srcno)
|
2013-09-26 08:18:44 +02:00
|
|
|
{
|
|
|
|
uint64_t state;
|
2018-06-11 18:23:10 +02:00
|
|
|
Error *local_err = NULL;
|
2019-02-19 18:18:03 +01:00
|
|
|
ICSIRQState *irq = &ics->irqs[srcno];
|
|
|
|
int ret;
|
2013-09-26 08:18:44 +02:00
|
|
|
|
2019-02-19 18:18:03 +01:00
|
|
|
state = irq->server;
|
|
|
|
state |= (uint64_t)(irq->saved_priority & KVM_XICS_PRIORITY_MASK)
|
|
|
|
<< KVM_XICS_PRIORITY_SHIFT;
|
|
|
|
if (irq->priority != irq->saved_priority) {
|
|
|
|
assert(irq->priority == 0xff);
|
|
|
|
state |= KVM_XICS_MASKED;
|
|
|
|
}
|
2013-09-26 08:18:44 +02:00
|
|
|
|
2019-02-19 18:18:03 +01:00
|
|
|
if (irq->flags & XICS_FLAGS_IRQ_LSI) {
|
|
|
|
state |= KVM_XICS_LEVEL_SENSITIVE;
|
|
|
|
if (irq->status & XICS_STATUS_ASSERTED) {
|
|
|
|
state |= KVM_XICS_PENDING;
|
2013-09-26 08:18:44 +02:00
|
|
|
}
|
2019-02-19 18:18:03 +01:00
|
|
|
} else {
|
|
|
|
if (irq->status & XICS_STATUS_MASKED_PENDING) {
|
|
|
|
state |= KVM_XICS_PENDING;
|
2017-04-27 08:32:03 +02:00
|
|
|
}
|
2019-02-19 18:18:03 +01:00
|
|
|
}
|
|
|
|
if (irq->status & XICS_STATUS_PRESENTED) {
|
|
|
|
state |= KVM_XICS_PRESENTED;
|
|
|
|
}
|
|
|
|
if (irq->status & XICS_STATUS_QUEUED) {
|
|
|
|
state |= KVM_XICS_QUEUED;
|
|
|
|
}
|
|
|
|
|
|
|
|
ret = kvm_device_access(kernel_xics_fd, KVM_DEV_XICS_GRP_SOURCES,
|
|
|
|
srcno + ics->offset, &state, true, &local_err);
|
|
|
|
if (local_err) {
|
|
|
|
error_report_err(local_err);
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
int ics_set_kvm_state(ICSState *ics)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
|
|
|
|
for (i = 0; i < ics->nr_irqs; i++) {
|
|
|
|
int ret;
|
2013-09-26 08:18:44 +02:00
|
|
|
|
2019-02-19 18:18:03 +01:00
|
|
|
ret = ics_set_kvm_state_one(ics, i);
|
|
|
|
if (ret) {
|
2013-09-26 08:18:44 +02:00
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2019-02-15 12:40:30 +01:00
|
|
|
void ics_kvm_set_irq(ICSState *ics, int srcno, int val)
|
2013-09-26 08:18:44 +02:00
|
|
|
{
|
|
|
|
struct kvm_irq_level args;
|
|
|
|
int rc;
|
|
|
|
|
|
|
|
args.irq = srcno + ics->offset;
|
2014-05-30 11:34:12 +02:00
|
|
|
if (ics->irqs[srcno].flags & XICS_FLAGS_IRQ_MSI) {
|
2013-09-26 08:18:44 +02:00
|
|
|
if (!val) {
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
args.level = KVM_INTERRUPT_SET;
|
|
|
|
} else {
|
|
|
|
args.level = val ? KVM_INTERRUPT_SET_LEVEL : KVM_INTERRUPT_UNSET;
|
|
|
|
}
|
|
|
|
rc = kvm_vm_ioctl(kvm_state, KVM_IRQ_LINE, &args);
|
|
|
|
if (rc < 0) {
|
|
|
|
perror("kvm_irq_line");
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
spapr: Use CamelCase properly
The qemu coding standard is to use CamelCase for type and structure names,
and the pseries code follows that... sort of. There are quite a lot of
places where we bend the rules in order to preserve the capitalization of
internal acronyms like "PHB", "TCE", "DIMM" and most commonly "sPAPR".
That was a bad idea - it frequently leads to names ending up with hard to
read clusters of capital letters, and means they don't catch the eye as
type identifiers, which is kind of the point of the CamelCase convention in
the first place.
In short, keeping type identifiers look like CamelCase is more important
than preserving standard capitalization of internal "words". So, this
patch renames a heap of spapr internal type names to a more standard
CamelCase.
In addition to case changes, we also make some other identifier renames:
VIOsPAPR* -> SpaprVio*
The reverse word ordering was only ever used to mitigate the capital
cluster, so revert to the natural ordering.
VIOsPAPRVTYDevice -> SpaprVioVty
VIOsPAPRVLANDevice -> SpaprVioVlan
Brevity, since the "Device" didn't add useful information
sPAPRDRConnector -> SpaprDrc
sPAPRDRConnectorClass -> SpaprDrcClass
Brevity, and makes it clearer this is the same thing as a "DRC"
mentioned in many other places in the code
This is 100% a mechanical search-and-replace patch. It will, however,
conflict with essentially any and all outstanding patches touching the
spapr code.
Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
2019-03-06 05:35:37 +01:00
|
|
|
static void rtas_dummy(PowerPCCPU *cpu, SpaprMachineState *spapr,
|
2013-09-26 08:18:44 +02:00
|
|
|
uint32_t token,
|
|
|
|
uint32_t nargs, target_ulong args,
|
|
|
|
uint32_t nret, target_ulong rets)
|
|
|
|
{
|
|
|
|
error_report("pseries: %s must never be called for in-kernel XICS",
|
|
|
|
__func__);
|
|
|
|
}
|
|
|
|
|
spapr: Use CamelCase properly
The qemu coding standard is to use CamelCase for type and structure names,
and the pseries code follows that... sort of. There are quite a lot of
places where we bend the rules in order to preserve the capitalization of
internal acronyms like "PHB", "TCE", "DIMM" and most commonly "sPAPR".
That was a bad idea - it frequently leads to names ending up with hard to
read clusters of capital letters, and means they don't catch the eye as
type identifiers, which is kind of the point of the CamelCase convention in
the first place.
In short, keeping type identifiers look like CamelCase is more important
than preserving standard capitalization of internal "words". So, this
patch renames a heap of spapr internal type names to a more standard
CamelCase.
In addition to case changes, we also make some other identifier renames:
VIOsPAPR* -> SpaprVio*
The reverse word ordering was only ever used to mitigate the capital
cluster, so revert to the natural ordering.
VIOsPAPRVTYDevice -> SpaprVioVty
VIOsPAPRVLANDevice -> SpaprVioVlan
Brevity, since the "Device" didn't add useful information
sPAPRDRConnector -> SpaprDrc
sPAPRDRConnectorClass -> SpaprDrcClass
Brevity, and makes it clearer this is the same thing as a "DRC"
mentioned in many other places in the code
This is 100% a mechanical search-and-replace patch. It will, however,
conflict with essentially any and all outstanding patches touching the
spapr code.
Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
2019-03-06 05:35:37 +01:00
|
|
|
int xics_kvm_init(SpaprMachineState *spapr, Error **errp)
|
2013-09-26 08:18:44 +02:00
|
|
|
{
|
2017-02-27 15:29:11 +01:00
|
|
|
int rc;
|
2013-09-26 08:18:44 +02:00
|
|
|
|
|
|
|
if (!kvm_enabled() || !kvm_check_extension(kvm_state, KVM_CAP_IRQ_XICS)) {
|
|
|
|
error_setg(errp,
|
|
|
|
"KVM and IRQ_XICS capability must be present for in-kernel XICS");
|
|
|
|
goto fail;
|
|
|
|
}
|
|
|
|
|
2014-06-23 15:26:32 +02:00
|
|
|
spapr_rtas_register(RTAS_IBM_SET_XIVE, "ibm,set-xive", rtas_dummy);
|
|
|
|
spapr_rtas_register(RTAS_IBM_GET_XIVE, "ibm,get-xive", rtas_dummy);
|
|
|
|
spapr_rtas_register(RTAS_IBM_INT_OFF, "ibm,int-off", rtas_dummy);
|
|
|
|
spapr_rtas_register(RTAS_IBM_INT_ON, "ibm,int-on", rtas_dummy);
|
2013-09-26 08:18:44 +02:00
|
|
|
|
2014-06-23 15:26:32 +02:00
|
|
|
rc = kvmppc_define_rtas_kernel_token(RTAS_IBM_SET_XIVE, "ibm,set-xive");
|
2013-09-26 08:18:44 +02:00
|
|
|
if (rc < 0) {
|
|
|
|
error_setg(errp, "kvmppc_define_rtas_kernel_token: ibm,set-xive");
|
|
|
|
goto fail;
|
|
|
|
}
|
|
|
|
|
2014-06-23 15:26:32 +02:00
|
|
|
rc = kvmppc_define_rtas_kernel_token(RTAS_IBM_GET_XIVE, "ibm,get-xive");
|
2013-09-26 08:18:44 +02:00
|
|
|
if (rc < 0) {
|
|
|
|
error_setg(errp, "kvmppc_define_rtas_kernel_token: ibm,get-xive");
|
|
|
|
goto fail;
|
|
|
|
}
|
|
|
|
|
2014-06-23 15:26:32 +02:00
|
|
|
rc = kvmppc_define_rtas_kernel_token(RTAS_IBM_INT_ON, "ibm,int-on");
|
2013-09-26 08:18:44 +02:00
|
|
|
if (rc < 0) {
|
|
|
|
error_setg(errp, "kvmppc_define_rtas_kernel_token: ibm,int-on");
|
|
|
|
goto fail;
|
|
|
|
}
|
|
|
|
|
2014-06-23 15:26:32 +02:00
|
|
|
rc = kvmppc_define_rtas_kernel_token(RTAS_IBM_INT_OFF, "ibm,int-off");
|
2013-09-26 08:18:44 +02:00
|
|
|
if (rc < 0) {
|
|
|
|
error_setg(errp, "kvmppc_define_rtas_kernel_token: ibm,int-off");
|
|
|
|
goto fail;
|
|
|
|
}
|
|
|
|
|
2018-06-11 18:23:10 +02:00
|
|
|
/* Create the KVM XICS device */
|
|
|
|
rc = kvm_create_device(kvm_state, KVM_DEV_TYPE_XICS, false);
|
2013-09-26 08:18:44 +02:00
|
|
|
if (rc < 0) {
|
|
|
|
error_setg_errno(errp, -rc, "Error on KVM_CREATE_DEVICE for XICS");
|
|
|
|
goto fail;
|
|
|
|
}
|
|
|
|
|
2018-06-11 18:23:10 +02:00
|
|
|
kernel_xics_fd = rc;
|
2013-09-26 08:18:47 +02:00
|
|
|
kvm_kernel_irqchip = true;
|
|
|
|
kvm_msi_via_irqfd_allowed = true;
|
|
|
|
kvm_gsi_direct_mapping = true;
|
|
|
|
|
2018-06-11 18:23:10 +02:00
|
|
|
return 0;
|
2013-09-26 08:18:44 +02:00
|
|
|
|
|
|
|
fail:
|
|
|
|
kvmppc_define_rtas_kernel_token(0, "ibm,set-xive");
|
|
|
|
kvmppc_define_rtas_kernel_token(0, "ibm,get-xive");
|
|
|
|
kvmppc_define_rtas_kernel_token(0, "ibm,int-on");
|
|
|
|
kvmppc_define_rtas_kernel_token(0, "ibm,int-off");
|
2017-02-27 15:29:29 +01:00
|
|
|
return -1;
|
2013-09-26 08:18:44 +02:00
|
|
|
}
|