2013-07-07 12:40:38 +02:00
|
|
|
/*
|
|
|
|
* OpenRISC gdb server stub
|
|
|
|
*
|
|
|
|
* Copyright (c) 2003-2005 Fabrice Bellard
|
|
|
|
* Copyright (c) 2013 SUSE LINUX Products GmbH
|
|
|
|
*
|
|
|
|
* This library is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU Lesser General Public
|
|
|
|
* License as published by the Free Software Foundation; either
|
|
|
|
* version 2 of the License, or (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This library is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
|
|
* Lesser General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU Lesser General Public
|
|
|
|
* License along with this library; if not, see <http://www.gnu.org/licenses/>.
|
|
|
|
*/
|
2016-01-26 19:17:22 +01:00
|
|
|
#include "qemu/osdep.h"
|
2013-06-29 04:18:45 +02:00
|
|
|
#include "qemu-common.h"
|
2016-03-15 16:58:45 +01:00
|
|
|
#include "cpu.h"
|
2013-06-29 04:18:45 +02:00
|
|
|
#include "exec/gdbstub.h"
|
2013-07-07 12:40:38 +02:00
|
|
|
|
2013-06-29 04:18:45 +02:00
|
|
|
int openrisc_cpu_gdb_read_register(CPUState *cs, uint8_t *mem_buf, int n)
|
2013-07-07 12:40:38 +02:00
|
|
|
{
|
2013-06-29 04:18:45 +02:00
|
|
|
OpenRISCCPU *cpu = OPENRISC_CPU(cs);
|
|
|
|
CPUOpenRISCState *env = &cpu->env;
|
|
|
|
|
2013-07-07 12:40:38 +02:00
|
|
|
if (n < 32) {
|
2013-07-07 13:05:05 +02:00
|
|
|
return gdb_get_reg32(mem_buf, env->gpr[n]);
|
2013-07-07 12:40:38 +02:00
|
|
|
} else {
|
|
|
|
switch (n) {
|
|
|
|
case 32: /* PPC */
|
2013-07-07 13:05:05 +02:00
|
|
|
return gdb_get_reg32(mem_buf, env->ppc);
|
2013-07-07 12:40:38 +02:00
|
|
|
|
|
|
|
case 33: /* NPC */
|
2013-07-07 13:05:05 +02:00
|
|
|
return gdb_get_reg32(mem_buf, env->npc);
|
2013-07-07 12:40:38 +02:00
|
|
|
|
|
|
|
case 34: /* SR */
|
2013-07-07 13:05:05 +02:00
|
|
|
return gdb_get_reg32(mem_buf, env->sr);
|
2013-07-07 12:40:38 +02:00
|
|
|
|
|
|
|
default:
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2013-06-29 04:18:45 +02:00
|
|
|
int openrisc_cpu_gdb_write_register(CPUState *cs, uint8_t *mem_buf, int n)
|
2013-07-07 12:40:38 +02:00
|
|
|
{
|
2013-06-29 04:18:45 +02:00
|
|
|
OpenRISCCPU *cpu = OPENRISC_CPU(cs);
|
|
|
|
CPUClass *cc = CPU_GET_CLASS(cs);
|
|
|
|
CPUOpenRISCState *env = &cpu->env;
|
2013-07-07 12:40:38 +02:00
|
|
|
uint32_t tmp;
|
|
|
|
|
|
|
|
if (n > cc->gdb_num_core_regs) {
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
tmp = ldl_p(mem_buf);
|
|
|
|
|
|
|
|
if (n < 32) {
|
|
|
|
env->gpr[n] = tmp;
|
|
|
|
} else {
|
|
|
|
switch (n) {
|
|
|
|
case 32: /* PPC */
|
|
|
|
env->ppc = tmp;
|
|
|
|
break;
|
|
|
|
|
|
|
|
case 33: /* NPC */
|
|
|
|
env->npc = tmp;
|
|
|
|
break;
|
|
|
|
|
|
|
|
case 34: /* SR */
|
|
|
|
env->sr = tmp;
|
|
|
|
break;
|
|
|
|
|
|
|
|
default:
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
return 4;
|
|
|
|
}
|