2007-09-16 23:08:06 +02:00
|
|
|
/*
|
2006-09-23 19:40:58 +02:00
|
|
|
* ARM RealView Baseboard System emulation.
|
|
|
|
*
|
2007-04-06 18:49:48 +02:00
|
|
|
* Copyright (c) 2006-2007 CodeSourcery.
|
2006-09-23 19:40:58 +02:00
|
|
|
* Written by Paul Brook
|
|
|
|
*
|
|
|
|
* This code is licenced under the GPL.
|
|
|
|
*/
|
|
|
|
|
2007-11-17 18:14:51 +01:00
|
|
|
#include "hw.h"
|
|
|
|
#include "arm-misc.h"
|
|
|
|
#include "primecell.h"
|
|
|
|
#include "devices.h"
|
|
|
|
#include "pci.h"
|
|
|
|
#include "net.h"
|
|
|
|
#include "sysemu.h"
|
|
|
|
#include "boards.h"
|
2006-09-23 19:40:58 +02:00
|
|
|
|
|
|
|
/* Board init. */
|
|
|
|
|
2007-10-31 02:54:04 +01:00
|
|
|
static void realview_init(int ram_size, int vga_ram_size,
|
|
|
|
const char *boot_device, DisplayState *ds,
|
|
|
|
const char **fd_filename, int snapshot,
|
2006-09-23 19:40:58 +02:00
|
|
|
const char *kernel_filename, const char *kernel_cmdline,
|
2007-03-05 20:44:02 +01:00
|
|
|
const char *initrd_filename, const char *cpu_model)
|
2006-09-23 19:40:58 +02:00
|
|
|
{
|
|
|
|
CPUState *env;
|
2007-04-07 20:14:41 +02:00
|
|
|
qemu_irq *pic;
|
2006-09-23 19:40:58 +02:00
|
|
|
void *scsi_hba;
|
|
|
|
PCIBus *pci_bus;
|
|
|
|
NICInfo *nd;
|
|
|
|
int n;
|
|
|
|
int done_smc = 0;
|
2007-11-11 01:04:49 +01:00
|
|
|
qemu_irq cpu_irq[4];
|
|
|
|
int ncpu;
|
2006-09-23 19:40:58 +02:00
|
|
|
|
2007-03-08 04:04:12 +01:00
|
|
|
if (!cpu_model)
|
|
|
|
cpu_model = "arm926";
|
2007-11-11 01:04:49 +01:00
|
|
|
/* FIXME: obey smp_cpus. */
|
|
|
|
if (strcmp(cpu_model, "arm11mpcore") == 0) {
|
|
|
|
ncpu = 4;
|
|
|
|
} else {
|
|
|
|
ncpu = 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
for (n = 0; n < ncpu; n++) {
|
|
|
|
env = cpu_init(cpu_model);
|
|
|
|
if (!env) {
|
|
|
|
fprintf(stderr, "Unable to find CPU definition\n");
|
|
|
|
exit(1);
|
|
|
|
}
|
|
|
|
pic = arm_pic_init_cpu(env);
|
|
|
|
cpu_irq[n] = pic[ARM_PIC_CPU_IRQ];
|
|
|
|
if (n > 0) {
|
|
|
|
/* Set entry point for secondary CPUs. This assumes we're using
|
|
|
|
the init code from arm_boot.c. Real hardware resets all CPUs
|
|
|
|
the same. */
|
|
|
|
env->regs[15] = 0x80000000;
|
|
|
|
}
|
2007-11-10 16:15:54 +01:00
|
|
|
}
|
|
|
|
|
2006-09-23 19:40:58 +02:00
|
|
|
/* ??? RAM shoud repeat to fill physical memory space. */
|
|
|
|
/* SDRAM at address zero. */
|
|
|
|
cpu_register_physical_memory(0, ram_size, IO_MEM_RAM);
|
|
|
|
|
|
|
|
arm_sysctl_init(0x10000000, 0xc1400400);
|
2007-11-11 01:04:49 +01:00
|
|
|
|
|
|
|
if (ncpu == 1) {
|
|
|
|
/* ??? The documentation says GIC1 is nFIQ and either GIC2 or GIC3
|
|
|
|
is nIRQ (there are inconsistencies). However Linux 2.6.17 expects
|
|
|
|
GIC1 to be nIRQ and ignores all the others, so do that for now. */
|
|
|
|
pic = realview_gic_init(0x10040000, cpu_irq[0]);
|
|
|
|
} else {
|
|
|
|
pic = mpcore_irq_init(cpu_irq);
|
|
|
|
}
|
|
|
|
|
2007-04-07 20:14:41 +02:00
|
|
|
pl050_init(0x10006000, pic[20], 0);
|
|
|
|
pl050_init(0x10007000, pic[21], 1);
|
2006-09-23 19:40:58 +02:00
|
|
|
|
2007-11-11 01:04:49 +01:00
|
|
|
pl011_init(0x10009000, pic[12], serial_hds[0], PL011_ARM);
|
|
|
|
pl011_init(0x1000a000, pic[13], serial_hds[1], PL011_ARM);
|
|
|
|
pl011_init(0x1000b000, pic[14], serial_hds[2], PL011_ARM);
|
|
|
|
pl011_init(0x1000c000, pic[15], serial_hds[3], PL011_ARM);
|
2006-09-23 19:40:58 +02:00
|
|
|
|
|
|
|
/* DMA controller is optional, apparently. */
|
2007-04-07 20:14:41 +02:00
|
|
|
pl080_init(0x10030000, pic[24], 2);
|
2006-09-23 19:40:58 +02:00
|
|
|
|
2007-04-07 20:14:41 +02:00
|
|
|
sp804_init(0x10011000, pic[4]);
|
|
|
|
sp804_init(0x10012000, pic[5]);
|
2006-09-23 19:40:58 +02:00
|
|
|
|
2007-04-07 20:14:41 +02:00
|
|
|
pl110_init(ds, 0x10020000, pic[23], 1);
|
2006-09-23 19:40:58 +02:00
|
|
|
|
2007-04-07 20:14:41 +02:00
|
|
|
pl181_init(0x10005000, sd_bdrv, pic[17], pic[18]);
|
2007-04-06 18:49:48 +02:00
|
|
|
|
2007-06-30 19:32:17 +02:00
|
|
|
pl031_init(0x10017000, pic[10]);
|
|
|
|
|
2006-09-23 19:40:58 +02:00
|
|
|
pci_bus = pci_vpb_init(pic, 48, 1);
|
|
|
|
if (usb_enabled) {
|
2007-03-17 17:59:31 +01:00
|
|
|
usb_ohci_init_pci(pci_bus, 3, -1);
|
2006-09-23 19:40:58 +02:00
|
|
|
}
|
|
|
|
scsi_hba = lsi_scsi_init(pci_bus, -1);
|
|
|
|
for (n = 0; n < MAX_DISKS; n++) {
|
|
|
|
if (bs_table[n]) {
|
|
|
|
lsi_scsi_attach(scsi_hba, bs_table[n], n);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
for(n = 0; n < nb_nics; n++) {
|
|
|
|
nd = &nd_table[n];
|
|
|
|
if (!nd->model)
|
|
|
|
nd->model = done_smc ? "rtl8139" : "smc91c111";
|
|
|
|
if (strcmp(nd->model, "smc91c111") == 0) {
|
2007-04-07 20:14:41 +02:00
|
|
|
smc91c111_init(nd, 0x4e000000, pic[28]);
|
2006-09-23 19:40:58 +02:00
|
|
|
} else {
|
2007-01-10 17:17:21 +01:00
|
|
|
pci_nic_init(pci_bus, nd, -1);
|
2006-09-23 19:40:58 +02:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Memory map for RealView Emulation Baseboard: */
|
|
|
|
/* 0x10000000 System registers. */
|
|
|
|
/* 0x10001000 System controller. */
|
|
|
|
/* 0x10002000 Two-Wire Serial Bus. */
|
|
|
|
/* 0x10003000 Reserved. */
|
|
|
|
/* 0x10004000 AACI. */
|
|
|
|
/* 0x10005000 MCI. */
|
|
|
|
/* 0x10006000 KMI0. */
|
|
|
|
/* 0x10007000 KMI1. */
|
|
|
|
/* 0x10008000 Character LCD. */
|
|
|
|
/* 0x10009000 UART0. */
|
|
|
|
/* 0x1000a000 UART1. */
|
|
|
|
/* 0x1000b000 UART2. */
|
|
|
|
/* 0x1000c000 UART3. */
|
|
|
|
/* 0x1000d000 SSPI. */
|
|
|
|
/* 0x1000e000 SCI. */
|
|
|
|
/* 0x1000f000 Reserved. */
|
|
|
|
/* 0x10010000 Watchdog. */
|
|
|
|
/* 0x10011000 Timer 0+1. */
|
|
|
|
/* 0x10012000 Timer 2+3. */
|
|
|
|
/* 0x10013000 GPIO 0. */
|
|
|
|
/* 0x10014000 GPIO 1. */
|
|
|
|
/* 0x10015000 GPIO 2. */
|
|
|
|
/* 0x10016000 Reserved. */
|
2007-06-30 19:32:17 +02:00
|
|
|
/* 0x10017000 RTC. */
|
2006-09-23 19:40:58 +02:00
|
|
|
/* 0x10018000 DMC. */
|
|
|
|
/* 0x10019000 PCI controller config. */
|
|
|
|
/* 0x10020000 CLCD. */
|
|
|
|
/* 0x10030000 DMA Controller. */
|
2007-11-11 01:04:49 +01:00
|
|
|
/* 0x10040000 GIC1. */
|
|
|
|
/* 0x10050000 GIC2. */
|
|
|
|
/* 0x10060000 GIC3. */
|
|
|
|
/* 0x10070000 GIC4. */
|
2006-09-23 19:40:58 +02:00
|
|
|
/* 0x10080000 SMC. */
|
|
|
|
/* 0x40000000 NOR flash. */
|
|
|
|
/* 0x44000000 DoC flash. */
|
|
|
|
/* 0x48000000 SRAM. */
|
|
|
|
/* 0x4c000000 Configuration flash. */
|
|
|
|
/* 0x4e000000 Ethernet. */
|
|
|
|
/* 0x4f000000 USB. */
|
|
|
|
/* 0x50000000 PISMO. */
|
|
|
|
/* 0x54000000 PISMO. */
|
|
|
|
/* 0x58000000 PISMO. */
|
|
|
|
/* 0x5c000000 PISMO. */
|
|
|
|
/* 0x60000000 PCI. */
|
|
|
|
/* 0x61000000 PCI Self Config. */
|
|
|
|
/* 0x62000000 PCI Config. */
|
|
|
|
/* 0x63000000 PCI IO. */
|
|
|
|
/* 0x64000000 PCI mem 0. */
|
|
|
|
/* 0x68000000 PCI mem 1. */
|
|
|
|
/* 0x6c000000 PCI mem 2. */
|
|
|
|
|
2007-11-11 01:04:49 +01:00
|
|
|
arm_load_kernel(first_cpu, ram_size, kernel_filename, kernel_cmdline,
|
2007-04-30 04:24:42 +02:00
|
|
|
initrd_filename, 0x33b, 0x0);
|
2007-11-11 01:04:49 +01:00
|
|
|
|
|
|
|
/* ??? Hack to map an additional page of ram for the secondary CPU
|
|
|
|
startup code. I guess this works on real hardware because the
|
|
|
|
BootROM happens to be in ROM/flash or in memory that isn't clobbered
|
|
|
|
until after Linux boots the secondary CPUs. */
|
|
|
|
cpu_register_physical_memory(0x80000000, 0x1000, IO_MEM_RAM + ram_size);
|
2006-09-23 19:40:58 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
QEMUMachine realview_machine = {
|
|
|
|
"realview",
|
|
|
|
"ARM RealView Emulation Baseboard (ARM926EJ-S)",
|
|
|
|
realview_init
|
|
|
|
};
|