2006-05-13 18:11:23 +02:00
|
|
|
/*
|
|
|
|
* QEMU Common PCI Host bridge configuration data space access routines.
|
|
|
|
*
|
|
|
|
* Copyright (c) 2006 Fabrice Bellard
|
2007-09-16 23:08:06 +02:00
|
|
|
*
|
2006-05-13 18:11:23 +02:00
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
|
|
* in the Software without restriction, including without limitation the rights
|
|
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
|
|
* furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice shall be included in
|
|
|
|
* all copies or substantial portions of the Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
|
|
* THE SOFTWARE.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/* Worker routines for a PCI host controller that uses an {address,data}
|
|
|
|
register pair to access PCI configuration space. */
|
|
|
|
|
2009-10-30 13:21:06 +01:00
|
|
|
#ifndef PCI_HOST_H
|
|
|
|
#define PCI_HOST_H
|
2009-01-08 19:52:52 +01:00
|
|
|
|
2009-07-22 15:17:01 +02:00
|
|
|
#include "sysbus.h"
|
|
|
|
|
2006-05-13 18:11:23 +02:00
|
|
|
typedef struct {
|
2009-07-22 15:17:01 +02:00
|
|
|
SysBusDevice busdev;
|
2006-05-13 18:11:23 +02:00
|
|
|
uint32_t config_reg;
|
|
|
|
PCIBus *bus;
|
|
|
|
} PCIHostState;
|
|
|
|
|
2009-11-12 06:58:30 +01:00
|
|
|
void pci_data_write(PCIBus *s, uint32_t addr, uint32_t val, int len);
|
|
|
|
uint32_t pci_data_read(PCIBus *s, uint32_t addr, int len);
|
|
|
|
|
2009-10-30 13:21:06 +01:00
|
|
|
/* for mmio */
|
2009-11-12 06:58:34 +01:00
|
|
|
int pci_host_conf_register_mmio(PCIHostState *s);
|
|
|
|
int pci_host_conf_register_mmio_noswap(PCIHostState *s);
|
|
|
|
int pci_host_data_register_mmio(PCIHostState *s);
|
2006-05-13 18:11:23 +02:00
|
|
|
|
2009-10-30 13:21:06 +01:00
|
|
|
/* for ioio */
|
2009-11-12 06:58:34 +01:00
|
|
|
void pci_host_conf_register_ioport(pio_addr_t ioport, PCIHostState *s);
|
2009-10-30 13:21:06 +01:00
|
|
|
void pci_host_data_register_ioport(pio_addr_t ioport, PCIHostState *s);
|
2006-05-13 18:11:23 +02:00
|
|
|
|
2009-10-30 13:21:06 +01:00
|
|
|
#endif /* PCI_HOST_H */
|