2009-10-21 15:25:33 +02:00
|
|
|
#define PCNET_IOPORT_SIZE 0x20
|
|
|
|
#define PCNET_PNPMMIO_SIZE 0x20
|
|
|
|
|
|
|
|
#define PCNET_LOOPTEST_CRC 1
|
|
|
|
#define PCNET_LOOPTEST_NOCRC 2
|
|
|
|
|
2011-08-08 15:09:19 +02:00
|
|
|
#include "memory.h"
|
2009-10-21 15:25:33 +02:00
|
|
|
|
|
|
|
typedef struct PCNetState_st PCNetState;
|
|
|
|
|
|
|
|
struct PCNetState_st {
|
2009-11-25 19:49:15 +01:00
|
|
|
NICState *nic;
|
2009-10-21 15:25:33 +02:00
|
|
|
NICConf conf;
|
|
|
|
QEMUTimer *poll_timer;
|
|
|
|
int rap, isr, lnkst;
|
|
|
|
uint32_t rdra, tdra;
|
|
|
|
uint8_t prom[16];
|
|
|
|
uint16_t csr[128];
|
|
|
|
uint16_t bcr[32];
|
pcnet: avoid structure holes spotted by pahole
Edited report from pahole on amd64 host:
struct PCNetState_st {
...
uint16_t bcr[32]; /* 340 64 */
/* XXX 4 bytes hole, try to pack */
...
int tx_busy; /* 4520 4 */
/* XXX 4 bytes hole, try to pack */
qemu_irq irq; /* 4528 8 */
void (*phys_mem_read)(void *, target_phys_addr_t, uint8_t *, int, int); /* 4536 8 */
/* --- cacheline 71 boundary (4544 bytes) --- */
void (*phys_mem_write)(void *, target_phys_addr_t, uint8_t *, int, int); /* 4544 8 */
void * dma_opaque; /* 4552 8 */
int looptest; /* 4560 4 */
/* size: 4568, cachelines: 72 */
/* sum members: 4556, holes: 2, sum holes: 8 */
/* padding: 4 */
/* last cacheline: 24 bytes */
}; /* definitions: 2 */
Fix by rearranging the structure to avoid padding.
Signed-off-by: Blue Swirl <blauwirbel@gmail.com>
2011-08-07 21:38:49 +02:00
|
|
|
int xmit_pos;
|
2009-10-21 15:25:33 +02:00
|
|
|
uint64_t timer;
|
2011-08-08 15:09:19 +02:00
|
|
|
MemoryRegion mmio;
|
2009-10-21 15:25:33 +02:00
|
|
|
uint8_t buffer[4096];
|
|
|
|
qemu_irq irq;
|
|
|
|
void (*phys_mem_read)(void *dma_opaque, target_phys_addr_t addr,
|
|
|
|
uint8_t *buf, int len, int do_bswap);
|
|
|
|
void (*phys_mem_write)(void *dma_opaque, target_phys_addr_t addr,
|
|
|
|
uint8_t *buf, int len, int do_bswap);
|
|
|
|
void *dma_opaque;
|
pcnet: avoid structure holes spotted by pahole
Edited report from pahole on amd64 host:
struct PCNetState_st {
...
uint16_t bcr[32]; /* 340 64 */
/* XXX 4 bytes hole, try to pack */
...
int tx_busy; /* 4520 4 */
/* XXX 4 bytes hole, try to pack */
qemu_irq irq; /* 4528 8 */
void (*phys_mem_read)(void *, target_phys_addr_t, uint8_t *, int, int); /* 4536 8 */
/* --- cacheline 71 boundary (4544 bytes) --- */
void (*phys_mem_write)(void *, target_phys_addr_t, uint8_t *, int, int); /* 4544 8 */
void * dma_opaque; /* 4552 8 */
int looptest; /* 4560 4 */
/* size: 4568, cachelines: 72 */
/* sum members: 4556, holes: 2, sum holes: 8 */
/* padding: 4 */
/* last cacheline: 24 bytes */
}; /* definitions: 2 */
Fix by rearranging the structure to avoid padding.
Signed-off-by: Blue Swirl <blauwirbel@gmail.com>
2011-08-07 21:38:49 +02:00
|
|
|
int tx_busy;
|
2009-10-21 15:25:33 +02:00
|
|
|
int looptest;
|
|
|
|
};
|
|
|
|
|
|
|
|
void pcnet_h_reset(void *opaque);
|
|
|
|
void pcnet_ioport_writew(void *opaque, uint32_t addr, uint32_t val);
|
|
|
|
uint32_t pcnet_ioport_readw(void *opaque, uint32_t addr);
|
2010-11-27 12:23:34 +01:00
|
|
|
void pcnet_ioport_writel(void *opaque, uint32_t addr, uint32_t val);
|
|
|
|
uint32_t pcnet_ioport_readl(void *opaque, uint32_t addr);
|
|
|
|
uint32_t pcnet_bcr_readw(PCNetState *s, uint32_t rap);
|
2009-11-25 19:49:15 +01:00
|
|
|
int pcnet_can_receive(VLANClientState *nc);
|
|
|
|
ssize_t pcnet_receive(VLANClientState *nc, const uint8_t *buf, size_t size_);
|
2009-10-21 15:25:33 +02:00
|
|
|
void pcnet_common_cleanup(PCNetState *d);
|
2009-11-25 19:49:15 +01:00
|
|
|
int pcnet_common_init(DeviceState *dev, PCNetState *s, NetClientInfo *info);
|
2009-10-19 18:02:13 +02:00
|
|
|
extern const VMStateDescription vmstate_pcnet;
|