target-xtensa: handle cache options in the overlay tool
Cache options must be enabled for the cores that have cache to avoid illegal instruction exceptions. Signed-off-by: Max Filippov <jcmvbkbc@gmail.com>
This commit is contained in:
parent
53a72dfda5
commit
0c852e171b
@ -71,6 +71,12 @@
|
||||
XTENSA_OPTION_HIGH_PRIORITY_INTERRUPT) | \
|
||||
XCHAL_OPTION(XCHAL_HAVE_CCOUNT, XTENSA_OPTION_TIMER_INTERRUPT) | \
|
||||
/* Local memory, TODO */ \
|
||||
XCHAL_OPTION(XCHAL_ICACHE_WAYS, XTENSA_OPTION_ICACHE) | \
|
||||
XCHAL_OPTION(XCHAL_ICACHE_LINE_LOCKABLE, \
|
||||
XTENSA_OPTION_ICACHE_INDEX_LOCK) | \
|
||||
XCHAL_OPTION(XCHAL_DCACHE_WAYS, XTENSA_OPTION_DCACHE) | \
|
||||
XCHAL_OPTION(XCHAL_DCACHE_LINE_LOCKABLE, \
|
||||
XTENSA_OPTION_DCACHE_INDEX_LOCK) | \
|
||||
XCHAL_OPTION(XCHAL_UNALIGNED_LOAD_HW, XTENSA_OPTION_HW_ALIGNMENT) | \
|
||||
/* Memory protection and translation */ \
|
||||
XCHAL_OPTION(XCHAL_HAVE_MIMIC_CACHEATTR, \
|
||||
|
Loading…
Reference in New Issue
Block a user