OpenE2K/qemu-e2k
13
4
Fork 0
Code Issues 4 Pull Requests Projects 2 Releases Activity

target/mips: Clean up handling of CP0 register 20

Browse Source 
Clean up handling of CP0 register 20.

Reviewed-by: Aleksandar Rikalo <arikalo@wavecomp.com>
Signed-off-by: Aleksandar Markovic <amarkovic@wavecomp.com>
Message-Id: <1567009614-12438-22-git-send-email-aleksandar.markovic@rt-rk.com>
This commit is contained in:
Aleksandar Markovic 2019-08-28 18:26:45 +02:00
parent be274dc18e
commit 14f92b0b9c
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
target/mips/translate.c
View File

@ -7341,7 +7341,7 @@ static void gen_mfc0(DisasContext *ctx, TCGv arg, int reg, int sel)
break; break;
case CP0_REGISTER_20: case CP0_REGISTER_20:
switch (sel) { switch (sel) {
case 0: case CP0_REG20__XCONTEXT:
#if defined(TARGET_MIPS64) #if defined(TARGET_MIPS64)
check_insn(ctx, ISA_MIPS3); check_insn(ctx, ISA_MIPS3);
tcg_gen_ld_tl(arg, cpu_env, offsetof(CPUMIPSState, CP0_XContext)); tcg_gen_ld_tl(arg, cpu_env, offsetof(CPUMIPSState, CP0_XContext));
@ -8076,7 +8076,7 @@ static void gen_mtc0(DisasContext *ctx, TCGv arg, int reg, int sel)
break; break;
case CP0_REGISTER_20: case CP0_REGISTER_20:
switch (sel) { switch (sel) {
case 0: case CP0_REG20__XCONTEXT:
#if defined(TARGET_MIPS64) #if defined(TARGET_MIPS64)
check_insn(ctx, ISA_MIPS3); check_insn(ctx, ISA_MIPS3);
gen_helper_mtc0_xcontext(cpu_env, arg); gen_helper_mtc0_xcontext(cpu_env, arg);
@ -8813,7 +8813,7 @@ static void gen_dmfc0(DisasContext *ctx, TCGv arg, int reg, int sel)
break; break;
case CP0_REGISTER_20: case CP0_REGISTER_20:
switch (sel) { switch (sel) {
case 0: case CP0_REG20__XCONTEXT:
check_insn(ctx, ISA_MIPS3); check_insn(ctx, ISA_MIPS3);
tcg_gen_ld_tl(arg, cpu_env, offsetof(CPUMIPSState, CP0_XContext)); tcg_gen_ld_tl(arg, cpu_env, offsetof(CPUMIPSState, CP0_XContext));
register_name = "XContext"; register_name = "XContext";
@ -9530,7 +9530,7 @@ static void gen_dmtc0(DisasContext *ctx, TCGv arg, int reg, int sel)
break; break;
case CP0_REGISTER_20: case CP0_REGISTER_20:
switch (sel) { switch (sel) {
case 0: case CP0_REG20__XCONTEXT:
check_insn(ctx, ISA_MIPS3); check_insn(ctx, ISA_MIPS3);
gen_helper_mtc0_xcontext(cpu_env, arg); gen_helper_mtc0_xcontext(cpu_env, arg);
register_name = "XContext"; register_name = "XContext";