hw: m25p80: add tests for write protect (WP# and SRWD bit)
Signed-off-by: Iris Chen <irischenlj@fb.com> Message-Id: <20220624183016.2125264-1-irischenlj@fb.com> Signed-off-by: Cédric Le Goater <clg@kaod.org>
This commit is contained in:
parent
2fa22a0f60
commit
1de51272bf
|
@ -56,7 +56,9 @@ enum {
|
||||||
BULK_ERASE = 0xc7,
|
BULK_ERASE = 0xc7,
|
||||||
READ = 0x03,
|
READ = 0x03,
|
||||||
PP = 0x02,
|
PP = 0x02,
|
||||||
|
WRSR = 0x1,
|
||||||
WREN = 0x6,
|
WREN = 0x6,
|
||||||
|
SRWD = 0x80,
|
||||||
RESET_ENABLE = 0x66,
|
RESET_ENABLE = 0x66,
|
||||||
RESET_MEMORY = 0x99,
|
RESET_MEMORY = 0x99,
|
||||||
EN_4BYTE_ADDR = 0xB7,
|
EN_4BYTE_ADDR = 0xB7,
|
||||||
|
@ -441,6 +443,64 @@ static void test_read_status_reg(void)
|
||||||
flash_reset();
|
flash_reset();
|
||||||
}
|
}
|
||||||
|
|
||||||
|
static void test_status_reg_write_protection(void)
|
||||||
|
{
|
||||||
|
uint8_t r;
|
||||||
|
|
||||||
|
spi_conf(CONF_ENABLE_W0);
|
||||||
|
|
||||||
|
/* default case: WP# is high and SRWD is low -> status register writable */
|
||||||
|
spi_ctrl_start_user();
|
||||||
|
writeb(ASPEED_FLASH_BASE, WREN);
|
||||||
|
/* test ability to write SRWD */
|
||||||
|
writeb(ASPEED_FLASH_BASE, WRSR);
|
||||||
|
writeb(ASPEED_FLASH_BASE, SRWD);
|
||||||
|
writeb(ASPEED_FLASH_BASE, RDSR);
|
||||||
|
r = readb(ASPEED_FLASH_BASE);
|
||||||
|
spi_ctrl_stop_user();
|
||||||
|
g_assert_cmphex(r & SRWD, ==, SRWD);
|
||||||
|
|
||||||
|
/* WP# high and SRWD high -> status register writable */
|
||||||
|
spi_ctrl_start_user();
|
||||||
|
writeb(ASPEED_FLASH_BASE, WREN);
|
||||||
|
/* test ability to write SRWD */
|
||||||
|
writeb(ASPEED_FLASH_BASE, WRSR);
|
||||||
|
writeb(ASPEED_FLASH_BASE, 0);
|
||||||
|
writeb(ASPEED_FLASH_BASE, RDSR);
|
||||||
|
r = readb(ASPEED_FLASH_BASE);
|
||||||
|
spi_ctrl_stop_user();
|
||||||
|
g_assert_cmphex(r & SRWD, ==, 0);
|
||||||
|
|
||||||
|
/* WP# low and SRWD low -> status register writable */
|
||||||
|
qtest_set_irq_in(global_qtest,
|
||||||
|
"/machine/soc/fmc/ssi.0/child[0]", "WP#", 0, 0);
|
||||||
|
spi_ctrl_start_user();
|
||||||
|
writeb(ASPEED_FLASH_BASE, WREN);
|
||||||
|
/* test ability to write SRWD */
|
||||||
|
writeb(ASPEED_FLASH_BASE, WRSR);
|
||||||
|
writeb(ASPEED_FLASH_BASE, SRWD);
|
||||||
|
writeb(ASPEED_FLASH_BASE, RDSR);
|
||||||
|
r = readb(ASPEED_FLASH_BASE);
|
||||||
|
spi_ctrl_stop_user();
|
||||||
|
g_assert_cmphex(r & SRWD, ==, SRWD);
|
||||||
|
|
||||||
|
/* WP# low and SRWD high -> status register NOT writable */
|
||||||
|
spi_ctrl_start_user();
|
||||||
|
writeb(ASPEED_FLASH_BASE, WREN);
|
||||||
|
/* test ability to write SRWD */
|
||||||
|
writeb(ASPEED_FLASH_BASE, WRSR);
|
||||||
|
writeb(ASPEED_FLASH_BASE, 0);
|
||||||
|
writeb(ASPEED_FLASH_BASE, RDSR);
|
||||||
|
r = readb(ASPEED_FLASH_BASE);
|
||||||
|
spi_ctrl_stop_user();
|
||||||
|
/* write is not successful */
|
||||||
|
g_assert_cmphex(r & SRWD, ==, SRWD);
|
||||||
|
|
||||||
|
qtest_set_irq_in(global_qtest,
|
||||||
|
"/machine/soc/fmc/ssi.0/child[0]", "WP#", 0, 1);
|
||||||
|
flash_reset();
|
||||||
|
}
|
||||||
|
|
||||||
static char tmp_path[] = "/tmp/qtest.m25p80.XXXXXX";
|
static char tmp_path[] = "/tmp/qtest.m25p80.XXXXXX";
|
||||||
|
|
||||||
int main(int argc, char **argv)
|
int main(int argc, char **argv)
|
||||||
|
@ -467,6 +527,8 @@ int main(int argc, char **argv)
|
||||||
qtest_add_func("/ast2400/smc/read_page_mem", test_read_page_mem);
|
qtest_add_func("/ast2400/smc/read_page_mem", test_read_page_mem);
|
||||||
qtest_add_func("/ast2400/smc/write_page_mem", test_write_page_mem);
|
qtest_add_func("/ast2400/smc/write_page_mem", test_write_page_mem);
|
||||||
qtest_add_func("/ast2400/smc/read_status_reg", test_read_status_reg);
|
qtest_add_func("/ast2400/smc/read_status_reg", test_read_status_reg);
|
||||||
|
qtest_add_func("/ast2400/smc/status_reg_write_protection",
|
||||||
|
test_status_reg_write_protection);
|
||||||
|
|
||||||
flash_reset();
|
flash_reset();
|
||||||
ret = g_test_run();
|
ret = g_test_run();
|
||||||
|
|
Loading…
Reference in New Issue