OpenE2K/qemu-e2k
13
4
Fork 0
Code Issues 4 Pull Requests Projects 2 Releases Activity

target-arm: Fix 11MPCore cache type register value

Browse Source 
Make the 11MPCore report a valid value in its cache type register
(the previous value appears to have been incorrectly copied from
the 1136/1176). In particular, do not report that we have an
aliasing VIPT cache, because this causes Linux to attempt to use
the v6 block cache ops which the 11MPCore doesn't actually have.
(This causes no problems currently because we over-broadly provide
those ops on all cores, but prevents us correctly narrowing the
block ops down to those cores which actually implement them.)

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
Peter Maydell 2012-06-20 11:57:06 +00:00
parent 93bfef4c6e
commit 200bf596b9
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
target-arm/cpu.c
View File

@ -307,7 +307,7 @@ static void arm11mpcore_initfn(Object *obj)
cpu->reset_fpsid = 0x410120b4; cpu->reset_fpsid = 0x410120b4;
cpu->mvfr0 = 0x11111111; cpu->mvfr0 = 0x11111111;
cpu->mvfr1 = 0x00000000; cpu->mvfr1 = 0x00000000;
cpu->ctr = 0x1dd20d2; cpu->ctr = 0x1d192992; /* 32K icache 32K dcache */
cpu->id_pfr0 = 0x111; cpu->id_pfr0 = 0x111;
cpu->id_pfr1 = 0x1; cpu->id_pfr1 = 0x1;
cpu->id_dfr0 = 0; cpu->id_dfr0 = 0;