OpenE2K/qemu-e2k
13
4
Fork 0
Code Issues 4 Pull Requests Projects 2 Releases Activity

hw/misc/stm32f2xx_syscfg: Remove extraneous IRQ

Browse Source 
The system configuration controller (SYSCFG) doesn't have
any output IRQ (and the INTC input #71 belongs to the UART6).
Remove the invalid code.

Fixes: db635521a0 ("stm32f205: Add the stm32f205 SoC")
Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Message-id: 20201107193403.436146-3-f4bug@amsat.org
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
Philippe Mathieu-Daudé 2020-11-07 20:34:00 +01:00 committed by Peter Maydell
parent 509602eed4
commit 2108e5092a
3 changed files with 0 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
hw/arm/stm32f205_soc.c
View File

@ -117,7 +117,6 @@ static void stm32f205_soc_realize(DeviceState *dev_soc, Error **errp)
} }
busdev = SYS_BUS_DEVICE(dev); busdev = SYS_BUS_DEVICE(dev);
sysbus_mmio_map(busdev, 0, 0x40013800); sysbus_mmio_map(busdev, 0, 0x40013800);
sysbus_connect_irq(busdev, 0, qdev_get_gpio_in(armv7m, 71));
/* Attach UART (uses USART registers) and USART controllers */ /* Attach UART (uses USART registers) and USART controllers */
for (i = 0; i < STM_NUM_USARTS; i++) { for (i = 0; i < STM_NUM_USARTS; i++) {

2
hw/misc/stm32f2xx_syscfg.c
View File

@ -133,8 +133,6 @@ static void stm32f2xx_syscfg_init(Object *obj)
{ {
STM32F2XXSyscfgState *s = STM32F2XX_SYSCFG(obj); STM32F2XXSyscfgState *s = STM32F2XX_SYSCFG(obj);
sysbus_init_irq(SYS_BUS_DEVICE(obj), &s->irq);
memory_region_init_io(&s->mmio, obj, &stm32f2xx_syscfg_ops, s, memory_region_init_io(&s->mmio, obj, &stm32f2xx_syscfg_ops, s,
TYPE_STM32F2XX_SYSCFG, 0x400); TYPE_STM32F2XX_SYSCFG, 0x400);
sysbus_init_mmio(SYS_BUS_DEVICE(obj), &s->mmio); sysbus_init_mmio(SYS_BUS_DEVICE(obj), &s->mmio);

2
include/hw/misc/stm32f2xx_syscfg.h
View File

@ -53,8 +53,6 @@ struct STM32F2XXSyscfgState {
uint32_t syscfg_exticr3; uint32_t syscfg_exticr3;
uint32_t syscfg_exticr4; uint32_t syscfg_exticr4;
uint32_t syscfg_cmpcr; uint32_t syscfg_cmpcr;
qemu_irq irq;
}; };
#endif /* HW_STM32F2XX_SYSCFG_H */ #endif /* HW_STM32F2XX_SYSCFG_H */