Keep track of mips related issues.
git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@2325 c046a42c-6fe2-441c-8c8c-71466251a162
This commit is contained in:
parent
f1770b3e1f
commit
2c52c8169a
17
target-mips/TODO
Normal file
17
target-mips/TODO
Normal file
@ -0,0 +1,17 @@
|
||||
Unsolved issues/bugs in the mips/mipsel backend
|
||||
-----------------------------------------------
|
||||
|
||||
- MIPS64:
|
||||
- No 64bit TLB support
|
||||
- no 64bit wide registers for FPU
|
||||
- 64bit mul/div handling broken
|
||||
- DM[FT]C not implemented
|
||||
|
||||
- TLB fails cornercase at address wrap around
|
||||
- [ls][dw][lr] report broken (aligned) BadVAddr
|
||||
- Missing per-CPU instruction decoding, currently all implemented
|
||||
instructions are regarded as valid
|
||||
- pcnet32 does not work for little endian emulation on big endian host
|
||||
(probably not mips specific, but observable for mips-malta)
|
||||
|
||||
- We fake firmware support instead of doing the real thing
|
Loading…
Reference in New Issue
Block a user