target/arm: Improve trans_BFCI
Reorg temporary usage so that we can use tcg_constant_i32. tcg_gen_deposit_i32 already has a width == 32 special case, so remove the check here. Reviewed-by: Philippe Mathieu-Daudé <philmd@linaro.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
This commit is contained in:
parent
8d1b02a6a1
commit
3351889caa
|
@ -7261,8 +7261,8 @@ static bool trans_UBFX(DisasContext *s, arg_UBFX *a)
|
|||
|
||||
static bool trans_BFCI(DisasContext *s, arg_BFCI *a)
|
||||
{
|
||||
TCGv_i32 tmp;
|
||||
int msb = a->msb, lsb = a->lsb;
|
||||
TCGv_i32 t_in, t_rd;
|
||||
int width;
|
||||
|
||||
if (!ENABLE_ARCH_6T2) {
|
||||
|
@ -7277,16 +7277,14 @@ static bool trans_BFCI(DisasContext *s, arg_BFCI *a)
|
|||
width = msb + 1 - lsb;
|
||||
if (a->rn == 15) {
|
||||
/* BFC */
|
||||
tmp = tcg_const_i32(0);
|
||||
t_in = tcg_constant_i32(0);
|
||||
} else {
|
||||
/* BFI */
|
||||
tmp = load_reg(s, a->rn);
|
||||
t_in = load_reg(s, a->rn);
|
||||
}
|
||||
if (width != 32) {
|
||||
TCGv_i32 tmp2 = load_reg(s, a->rd);
|
||||
tcg_gen_deposit_i32(tmp, tmp2, tmp, lsb, width);
|
||||
}
|
||||
store_reg(s, a->rd, tmp);
|
||||
t_rd = load_reg(s, a->rd);
|
||||
tcg_gen_deposit_i32(t_rd, t_rd, t_in, lsb, width);
|
||||
store_reg(s, a->rd, t_rd);
|
||||
return true;
|
||||
}
|
||||
|
||||
|
|
Loading…
Reference in New Issue