target/i386: Introduce structures for mmu_translate
Create TranslateParams for inputs, TranslateResults for successful outputs, and TranslateFault for error outputs; return true on success. Move stage1 error paths from handle_mmu_fault to x86_cpu_tlb_fill; reorg the rest of handle_mmu_fault into get_physical_address. Signed-off-by: Richard Henderson <richard.henderson@linaro.org> Message-Id: <20221002172956.265735-4-richard.henderson@linaro.org> Signed-off-by: Paolo Bonzini <pbonzini@redhat.com>
This commit is contained in:
Richard Henderson
Paolo Bonzini
parent
e4ddff5262
commit
3563362ddf
@ -22,30 +22,45 @@
|
||||
#include "exec/exec-all.h"
|
||||
#include "tcg/helper-tcg.h"
|
||||
|
||||
#define PG_ERROR_OK (-1)
|
||||
typedef struct TranslateParams {
|
||||
target_ulong addr;
|
||||
target_ulong cr3;
|
||||
int pg_mode;
|
||||
int mmu_idx;
|
||||
MMUAccessType access_type;
|
||||
bool use_stage2;
|
||||
} TranslateParams;
|
||||
|
||||
typedef struct TranslateResult {
|
||||
hwaddr paddr;
|
||||
int prot;
|
||||
int page_size;
|
||||
} TranslateResult;
|
||||
|
||||
typedef struct TranslateFault {
|
||||
int exception_index;
|
||||
int error_code;
|
||||
target_ulong cr2;
|
||||
} TranslateFault;
|
||||
|
||||
#define GET_HPHYS(cs, gpa, access_type, prot) \
|
||||
(use_stage2 ? get_hphys(cs, gpa, access_type, prot) : gpa)
|
||||
(in->use_stage2 ? get_hphys(cs, gpa, access_type, prot) : gpa)
|
||||
|
||||
static int mmu_translate(CPUState *cs, hwaddr addr, bool use_stage2,
|
||||
uint64_t cr3, MMUAccessType access_type,
|
||||
int mmu_idx, int pg_mode,
|
||||
hwaddr *xlat, int *page_size, int *prot)
|
||||
static bool mmu_translate(CPUX86State *env, const TranslateParams *in,
|
||||
TranslateResult *out, TranslateFault *err)
|
||||
{
|
||||
X86CPU *cpu = X86_CPU(cs);
|
||||
CPUX86State *env = &cpu->env;
|
||||
CPUState *cs = env_cpu(env);
|
||||
X86CPU *cpu = env_archcpu(env);
|
||||
const int32_t a20_mask = x86_get_a20_mask(env);
|
||||
const target_ulong addr = in->addr;
|
||||
const int pg_mode = in->pg_mode;
|
||||
const bool is_user = (in->mmu_idx == MMU_USER_IDX);
|
||||
const MMUAccessType access_type = in->access_type;
|
||||
uint64_t ptep, pte;
|
||||
int32_t a20_mask;
|
||||
target_ulong pde_addr, pte_addr;
|
||||
int error_code = 0;
|
||||
bool is_dirty, is_write, is_user;
|
||||
hwaddr pde_addr, pte_addr;
|
||||
uint64_t rsvd_mask = PG_ADDRESS_MASK & ~MAKE_64BIT_MASK(0, cpu->phys_bits);
|
||||
uint32_t page_offset;
|
||||
uint32_t pkr;
|
||||
|
||||
is_user = (mmu_idx == MMU_USER_IDX);
|
||||
is_write = (access_type == MMU_DATA_STORE);
|
||||
a20_mask = x86_get_a20_mask(env);
|
||||
int page_size;
|
||||
|
||||
if (!(pg_mode & PG_MODE_NXE)) {
|
||||
rsvd_mask |= PG_NX_MASK;
|
||||
@ -62,7 +77,7 @@ static int mmu_translate(CPUState *cs, hwaddr addr, bool use_stage2,
|
||||
uint64_t pml4e_addr, pml4e;
|
||||
|
||||
if (la57) {
|
||||
pml5e_addr = ((cr3 & ~0xfff) +
|
||||
pml5e_addr = ((in->cr3 & ~0xfff) +
|
||||
(((addr >> 48) & 0x1ff) << 3)) & a20_mask;
|
||||
pml5e_addr = GET_HPHYS(cs, pml5e_addr, MMU_DATA_STORE, NULL);
|
||||
pml5e = x86_ldq_phys(cs, pml5e_addr);
|
||||
@ -78,7 +93,7 @@ static int mmu_translate(CPUState *cs, hwaddr addr, bool use_stage2,
|
||||
}
|
||||
ptep = pml5e ^ PG_NX_MASK;
|
||||
} else {
|
||||
pml5e = cr3;
|
||||
pml5e = in->cr3;
|
||||
ptep = PG_NX_MASK | PG_USER_MASK | PG_RW_MASK;
|
||||
}
|
||||
|
||||
@ -114,7 +129,7 @@ static int mmu_translate(CPUState *cs, hwaddr addr, bool use_stage2,
|
||||
}
|
||||
if (pdpe & PG_PSE_MASK) {
|
||||
/* 1 GB page */
|
||||
*page_size = 1024 * 1024 * 1024;
|
||||
page_size = 1024 * 1024 * 1024;
|
||||
pte_addr = pdpe_addr;
|
||||
pte = pdpe;
|
||||
goto do_check_protect;
|
||||
@ -123,7 +138,7 @@ static int mmu_translate(CPUState *cs, hwaddr addr, bool use_stage2,
|
||||
#endif
|
||||
{
|
||||
/* XXX: load them when cr3 is loaded ? */
|
||||
pdpe_addr = ((cr3 & ~0x1f) + ((addr >> 27) & 0x18)) &
|
||||
pdpe_addr = ((in->cr3 & ~0x1f) + ((addr >> 27) & 0x18)) &
|
||||
a20_mask;
|
||||
pdpe_addr = GET_HPHYS(cs, pdpe_addr, MMU_DATA_STORE, NULL);
|
||||
pdpe = x86_ldq_phys(cs, pdpe_addr);
|
||||
@ -150,7 +165,7 @@ static int mmu_translate(CPUState *cs, hwaddr addr, bool use_stage2,
|
||||
ptep &= pde ^ PG_NX_MASK;
|
||||
if (pde & PG_PSE_MASK) {
|
||||
/* 2 MB page */
|
||||
*page_size = 2048 * 1024;
|
||||
page_size = 2048 * 1024;
|
||||
pte_addr = pde_addr;
|
||||
pte = pde;
|
||||
goto do_check_protect;
|
||||
@ -172,12 +187,12 @@ static int mmu_translate(CPUState *cs, hwaddr addr, bool use_stage2,
|
||||
}
|
||||
/* combine pde and pte nx, user and rw protections */
|
||||
ptep &= pte ^ PG_NX_MASK;
|
||||
*page_size = 4096;
|
||||
page_size = 4096;
|
||||
} else {
|
||||
uint32_t pde;
|
||||
|
||||
/* page directory entry */
|
||||
pde_addr = ((cr3 & ~0xfff) + ((addr >> 20) & 0xffc)) &
|
||||
pde_addr = ((in->cr3 & ~0xfff) + ((addr >> 20) & 0xffc)) &
|
||||
a20_mask;
|
||||
pde_addr = GET_HPHYS(cs, pde_addr, MMU_DATA_STORE, NULL);
|
||||
pde = x86_ldl_phys(cs, pde_addr);
|
||||
@ -188,7 +203,7 @@ static int mmu_translate(CPUState *cs, hwaddr addr, bool use_stage2,
|
||||
|
||||
/* if PSE bit is set, then we use a 4MB page */
|
||||
if ((pde & PG_PSE_MASK) && (pg_mode & PG_MODE_PSE)) {
|
||||
*page_size = 4096 * 1024;
|
||||
page_size = 4096 * 1024;
|
||||
pte_addr = pde_addr;
|
||||
|
||||
/* Bits 20-13 provide bits 39-32 of the address, bit 21 is reserved.
|
||||
@ -214,12 +229,12 @@ static int mmu_translate(CPUState *cs, hwaddr addr, bool use_stage2,
|
||||
}
|
||||
/* combine pde and pte user and rw protections */
|
||||
ptep &= pte | PG_NX_MASK;
|
||||
*page_size = 4096;
|
||||
page_size = 4096;
|
||||
rsvd_mask = 0;
|
||||
}
|
||||
|
||||
do_check_protect:
|
||||
rsvd_mask |= (*page_size - 1) & PG_ADDRESS_MASK & ~PG_PSE_PAT_MASK;
|
||||
rsvd_mask |= (page_size - 1) & PG_ADDRESS_MASK & ~PG_PSE_PAT_MASK;
|
||||
do_check_protect_pse36:
|
||||
if (pte & rsvd_mask) {
|
||||
goto do_fault_rsvd;
|
||||
@ -231,17 +246,17 @@ do_check_protect_pse36:
|
||||
goto do_fault_protect;
|
||||
}
|
||||
|
||||
*prot = 0;
|
||||
if (mmu_idx != MMU_KSMAP_IDX || !(ptep & PG_USER_MASK)) {
|
||||
*prot |= PAGE_READ;
|
||||
int prot = 0;
|
||||
if (in->mmu_idx != MMU_KSMAP_IDX || !(ptep & PG_USER_MASK)) {
|
||||
prot |= PAGE_READ;
|
||||
if ((ptep & PG_RW_MASK) || !(is_user || (pg_mode & PG_MODE_WP))) {
|
||||
*prot |= PAGE_WRITE;
|
||||
prot |= PAGE_WRITE;
|
||||
}
|
||||
}
|
||||
if (!(ptep & PG_NX_MASK) &&
|
||||
(mmu_idx == MMU_USER_IDX ||
|
||||
(is_user ||
|
||||
!((pg_mode & PG_MODE_SMEP) && (ptep & PG_USER_MASK)))) {
|
||||
*prot |= PAGE_EXEC;
|
||||
prot |= PAGE_EXEC;
|
||||
}
|
||||
|
||||
if (ptep & PG_USER_MASK) {
|
||||
@ -260,164 +275,151 @@ do_check_protect_pse36:
|
||||
} else if (pkr_wd && (is_user || (pg_mode & PG_MODE_WP))) {
|
||||
pkr_prot &= ~PAGE_WRITE;
|
||||
}
|
||||
|
||||
*prot &= pkr_prot;
|
||||
if ((pkr_prot & (1 << access_type)) == 0) {
|
||||
assert(access_type != MMU_INST_FETCH);
|
||||
error_code |= PG_ERROR_PK_MASK;
|
||||
goto do_fault_protect;
|
||||
goto do_fault_pk_protect;
|
||||
}
|
||||
prot &= pkr_prot;
|
||||
}
|
||||
|
||||
if ((*prot & (1 << access_type)) == 0) {
|
||||
if ((prot & (1 << access_type)) == 0) {
|
||||
goto do_fault_protect;
|
||||
}
|
||||
|
||||
/* yes, it can! */
|
||||
is_dirty = is_write && !(pte & PG_DIRTY_MASK);
|
||||
if (!(pte & PG_ACCESSED_MASK) || is_dirty) {
|
||||
pte |= PG_ACCESSED_MASK;
|
||||
if (is_dirty) {
|
||||
pte |= PG_DIRTY_MASK;
|
||||
{
|
||||
uint32_t set = PG_ACCESSED_MASK;
|
||||
if (access_type == MMU_DATA_STORE) {
|
||||
set |= PG_DIRTY_MASK;
|
||||
}
|
||||
if (set & ~pte) {
|
||||
pte |= set;
|
||||
x86_stl_phys_notdirty(cs, pte_addr, pte);
|
||||
}
|
||||
x86_stl_phys_notdirty(cs, pte_addr, pte);
|
||||
}
|
||||
|
||||
if (!(pte & PG_DIRTY_MASK)) {
|
||||
/* only set write access if already dirty... otherwise wait
|
||||
for dirty access */
|
||||
assert(!is_write);
|
||||
*prot &= ~PAGE_WRITE;
|
||||
assert(access_type != MMU_DATA_STORE);
|
||||
prot &= ~PAGE_WRITE;
|
||||
}
|
||||
|
||||
pte = pte & a20_mask;
|
||||
out->prot = prot;
|
||||
out->page_size = page_size;
|
||||
|
||||
/* align to page_size */
|
||||
pte &= PG_ADDRESS_MASK & ~(*page_size - 1);
|
||||
page_offset = addr & (*page_size - 1);
|
||||
*xlat = GET_HPHYS(cs, pte + page_offset, access_type, prot);
|
||||
return PG_ERROR_OK;
|
||||
out->paddr = (pte & a20_mask & PG_ADDRESS_MASK & ~(page_size - 1))
|
||||
| (addr & (page_size - 1));
|
||||
out->paddr = GET_HPHYS(cs, out->paddr, access_type, &out->prot);
|
||||
return true;
|
||||
|
||||
int error_code;
|
||||
do_fault_rsvd:
|
||||
error_code |= PG_ERROR_RSVD_MASK;
|
||||
error_code = PG_ERROR_RSVD_MASK;
|
||||
goto do_fault_cont;
|
||||
do_fault_protect:
|
||||
error_code |= PG_ERROR_P_MASK;
|
||||
error_code = PG_ERROR_P_MASK;
|
||||
goto do_fault_cont;
|
||||
do_fault_pk_protect:
|
||||
assert(access_type != MMU_INST_FETCH);
|
||||
error_code = PG_ERROR_PK_MASK | PG_ERROR_P_MASK;
|
||||
goto do_fault_cont;
|
||||
do_fault:
|
||||
error_code |= (is_write << PG_ERROR_W_BIT);
|
||||
if (is_user)
|
||||
error_code = 0;
|
||||
do_fault_cont:
|
||||
if (is_user) {
|
||||
error_code |= PG_ERROR_U_MASK;
|
||||
if (access_type == MMU_INST_FETCH &&
|
||||
((pg_mode & PG_MODE_NXE) || (pg_mode & PG_MODE_SMEP)))
|
||||
error_code |= PG_ERROR_I_D_MASK;
|
||||
return error_code;
|
||||
}
|
||||
switch (access_type) {
|
||||
case MMU_DATA_LOAD:
|
||||
break;
|
||||
case MMU_DATA_STORE:
|
||||
error_code |= PG_ERROR_W_MASK;
|
||||
break;
|
||||
case MMU_INST_FETCH:
|
||||
if (pg_mode & (PG_MODE_NXE | PG_MODE_SMEP)) {
|
||||
error_code |= PG_ERROR_I_D_MASK;
|
||||
}
|
||||
break;
|
||||
}
|
||||
err->exception_index = EXCP0E_PAGE;
|
||||
err->error_code = error_code;
|
||||
err->cr2 = addr;
|
||||
return false;
|
||||
}
|
||||
|
||||
hwaddr get_hphys(CPUState *cs, hwaddr gphys, MMUAccessType access_type,
|
||||
int *prot)
|
||||
int *prot)
|
||||
{
|
||||
CPUX86State *env = &X86_CPU(cs)->env;
|
||||
uint64_t exit_info_1;
|
||||
int page_size;
|
||||
int next_prot;
|
||||
hwaddr hphys;
|
||||
|
||||
if (likely(!(env->hflags2 & HF2_NPT_MASK))) {
|
||||
return gphys;
|
||||
}
|
||||
} else {
|
||||
TranslateParams in = {
|
||||
.addr = gphys,
|
||||
.cr3 = env->nested_cr3,
|
||||
.pg_mode = env->nested_pg_mode,
|
||||
.mmu_idx = MMU_USER_IDX,
|
||||
.access_type = access_type,
|
||||
.use_stage2 = false,
|
||||
};
|
||||
TranslateResult out;
|
||||
TranslateFault err;
|
||||
uint64_t exit_info_1;
|
||||
|
||||
exit_info_1 = mmu_translate(cs, gphys, false, env->nested_cr3,
|
||||
access_type, MMU_USER_IDX, env->nested_pg_mode,
|
||||
&hphys, &page_size, &next_prot);
|
||||
if (exit_info_1 == PG_ERROR_OK) {
|
||||
if (prot) {
|
||||
*prot &= next_prot;
|
||||
if (mmu_translate(env, &in, &out, &err)) {
|
||||
if (prot) {
|
||||
*prot &= out.prot;
|
||||
}
|
||||
return out.paddr;
|
||||
}
|
||||
return hphys;
|
||||
}
|
||||
|
||||
x86_stq_phys(cs, env->vm_vmcb + offsetof(struct vmcb, control.exit_info_2),
|
||||
gphys);
|
||||
if (prot) {
|
||||
exit_info_1 |= SVM_NPTEXIT_GPA;
|
||||
} else { /* page table access */
|
||||
exit_info_1 |= SVM_NPTEXIT_GPT;
|
||||
x86_stq_phys(cs, env->vm_vmcb +
|
||||
offsetof(struct vmcb, control.exit_info_2), gphys);
|
||||
exit_info_1 = err.error_code
|
||||
| (prot ? SVM_NPTEXIT_GPA : SVM_NPTEXIT_GPT);
|
||||
cpu_vmexit(env, SVM_EXIT_NPF, exit_info_1, env->retaddr);
|
||||
}
|
||||
cpu_vmexit(env, SVM_EXIT_NPF, exit_info_1, env->retaddr);
|
||||
}
|
||||
|
||||
/* return value:
|
||||
* -1 = cannot handle fault
|
||||
* 0 = nothing more to do
|
||||
* 1 = generate PF fault
|
||||
*/
|
||||
static int handle_mmu_fault(CPUState *cs, vaddr addr, int size,
|
||||
MMUAccessType access_type, int mmu_idx)
|
||||
static bool get_physical_address(CPUX86State *env, vaddr addr,
|
||||
MMUAccessType access_type, int mmu_idx,
|
||||
TranslateResult *out, TranslateFault *err)
|
||||
{
|
||||
X86CPU *cpu = X86_CPU(cs);
|
||||
CPUX86State *env = &cpu->env;
|
||||
int error_code = PG_ERROR_OK;
|
||||
int pg_mode, prot, page_size;
|
||||
int32_t a20_mask;
|
||||
hwaddr paddr;
|
||||
hwaddr vaddr;
|
||||
|
||||
#if defined(DEBUG_MMU)
|
||||
printf("MMU fault: addr=%" VADDR_PRIx " w=%d mmu=%d eip=" TARGET_FMT_lx "\n",
|
||||
addr, access_type, mmu_idx, env->eip);
|
||||
#endif
|
||||
|
||||
if (!(env->cr[0] & CR0_PG_MASK)) {
|
||||
a20_mask = x86_get_a20_mask(env);
|
||||
paddr = addr & a20_mask;
|
||||
out->paddr = addr & x86_get_a20_mask(env);
|
||||
|
||||
#ifdef TARGET_X86_64
|
||||
if (!(env->hflags & HF_LMA_MASK)) {
|
||||
/* Without long mode we can only address 32bits in real mode */
|
||||
paddr = (uint32_t)paddr;
|
||||
out->paddr = (uint32_t)out->paddr;
|
||||
}
|
||||
#endif
|
||||
prot = PAGE_READ | PAGE_WRITE | PAGE_EXEC;
|
||||
page_size = 4096;
|
||||
out->prot = PAGE_READ | PAGE_WRITE | PAGE_EXEC;
|
||||
out->page_size = TARGET_PAGE_SIZE;
|
||||
return true;
|
||||
} else {
|
||||
pg_mode = get_pg_mode(env);
|
||||
if (pg_mode & PG_MODE_LMA) {
|
||||
int32_t sext;
|
||||
TranslateParams in = {
|
||||
.addr = addr,
|
||||
.cr3 = env->cr[3],
|
||||
.pg_mode = get_pg_mode(env),
|
||||
.mmu_idx = mmu_idx,
|
||||
.access_type = access_type,
|
||||
.use_stage2 = true
|
||||
};
|
||||
|
||||
if (in.pg_mode & PG_MODE_LMA) {
|
||||
/* test virtual address sign extension */
|
||||
sext = (int64_t)addr >> (pg_mode & PG_MODE_LA57 ? 56 : 47);
|
||||
int shift = in.pg_mode & PG_MODE_LA57 ? 56 : 47;
|
||||
int64_t sext = (int64_t)addr >> shift;
|
||||
if (sext != 0 && sext != -1) {
|
||||
env->error_code = 0;
|
||||
cs->exception_index = EXCP0D_GPF;
|
||||
return 1;
|
||||
err->exception_index = EXCP0D_GPF;
|
||||
err->error_code = 0;
|
||||
err->cr2 = addr;
|
||||
return false;
|
||||
}
|
||||
}
|
||||
|
||||
error_code = mmu_translate(cs, addr, true, env->cr[3], access_type,
|
||||
mmu_idx, pg_mode,
|
||||
&paddr, &page_size, &prot);
|
||||
}
|
||||
|
||||
if (error_code == PG_ERROR_OK) {
|
||||
/* Even if 4MB pages, we map only one 4KB page in the cache to
|
||||
avoid filling it too fast */
|
||||
vaddr = addr & TARGET_PAGE_MASK;
|
||||
paddr &= TARGET_PAGE_MASK;
|
||||
|
||||
assert(prot & (1 << access_type));
|
||||
tlb_set_page_with_attrs(cs, vaddr, paddr, cpu_get_mem_attrs(env),
|
||||
prot, mmu_idx, page_size);
|
||||
return 0;
|
||||
} else {
|
||||
if (env->intercept_exceptions & (1 << EXCP0E_PAGE)) {
|
||||
/* cr2 is not modified in case of exceptions */
|
||||
x86_stq_phys(cs,
|
||||
env->vm_vmcb + offsetof(struct vmcb, control.exit_info_2),
|
||||
addr);
|
||||
} else {
|
||||
env->cr[2] = addr;
|
||||
}
|
||||
env->error_code = error_code;
|
||||
cs->exception_index = EXCP0E_PAGE;
|
||||
return 1;
|
||||
return mmu_translate(env, &in, out, err);
|
||||
}
|
||||
}
|
||||
|
||||
@ -425,17 +427,35 @@ bool x86_cpu_tlb_fill(CPUState *cs, vaddr addr, int size,
|
||||
MMUAccessType access_type, int mmu_idx,
|
||||
bool probe, uintptr_t retaddr)
|
||||
{
|
||||
X86CPU *cpu = X86_CPU(cs);
|
||||
CPUX86State *env = &cpu->env;
|
||||
CPUX86State *env = cs->env_ptr;
|
||||
TranslateResult out;
|
||||
TranslateFault err;
|
||||
|
||||
env->retaddr = retaddr;
|
||||
if (handle_mmu_fault(cs, addr, size, access_type, mmu_idx)) {
|
||||
/* FIXME: On error in get_hphys we have already jumped out. */
|
||||
g_assert(!probe);
|
||||
raise_exception_err_ra(env, cs->exception_index,
|
||||
env->error_code, retaddr);
|
||||
if (get_physical_address(env, addr, access_type, mmu_idx, &out, &err)) {
|
||||
/*
|
||||
* Even if 4MB pages, we map only one 4KB page in the cache to
|
||||
* avoid filling it too fast.
|
||||
*/
|
||||
assert(out.prot & (1 << access_type));
|
||||
tlb_set_page_with_attrs(cs, addr & TARGET_PAGE_MASK,
|
||||
out.paddr & TARGET_PAGE_MASK,
|
||||
cpu_get_mem_attrs(env),
|
||||
out.prot, mmu_idx, out.page_size);
|
||||
return true;
|
||||
}
|
||||
return true;
|
||||
|
||||
/* FIXME: On error in get_hphys we have already jumped out. */
|
||||
g_assert(!probe);
|
||||
|
||||
if (env->intercept_exceptions & (1 << err.exception_index)) {
|
||||
/* cr2 is not modified in case of exceptions */
|
||||
x86_stq_phys(cs, env->vm_vmcb +
|
||||
offsetof(struct vmcb, control.exit_info_2),
|
||||
err.cr2);
|
||||
} else {
|
||||
env->cr[2] = err.cr2;
|
||||
}
|
||||
raise_exception_err_ra(env, err.exception_index, err.error_code, retaddr);
|
||||
}
|
||||
|
||||
G_NORETURN void x86_cpu_do_unaligned_access(CPUState *cs, vaddr vaddr,
|
||||
|
||||
Loading…
Reference in New Issue
Block a user