target/ppc: fix xscvqpdp register access
This instruction has VRT and VRB fields instead of T/TX and B/BX. Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Signed-off-by: Matheus Ferst <matheus.ferst@eldorado.org.br> Message-Id: <20211213120958.24443-4-victor.colombo@eldorado.org.br> Signed-off-by: Cédric Le Goater <clg@kaod.org>
This commit is contained in:
parent
c5df1898a1
commit
38d4914c50
@ -913,8 +913,9 @@ static void gen_xscvqpdp(DisasContext *ctx)
|
||||
return;
|
||||
}
|
||||
opc = tcg_const_i32(ctx->opcode);
|
||||
xt = gen_vsr_ptr(xT(ctx->opcode));
|
||||
xb = gen_vsr_ptr(xB(ctx->opcode));
|
||||
|
||||
xt = gen_vsr_ptr(rD(ctx->opcode) + 32);
|
||||
xb = gen_vsr_ptr(rB(ctx->opcode) + 32);
|
||||
gen_helper_xscvqpdp(cpu_env, opc, xt, xb);
|
||||
tcg_temp_free_i32(opc);
|
||||
tcg_temp_free_ptr(xt);
|
||||
|
Loading…
Reference in New Issue
Block a user