target-mips: check CP0 enabled for CACHE instruction also in R6

Signed-off-by: Leon Alrae <leon.alrae@imgtec.com>
This commit is contained in:
Leon Alrae 2016-03-25 13:49:35 +00:00
parent 25a611e3e4
commit 40d48212f9

View File

@ -17194,6 +17194,7 @@ static void decode_opc_special3_r6(CPUMIPSState *env, DisasContext *ctx)
/* Treat as NOP. */
break;
case R6_OPC_CACHE:
check_cp0_enabled(ctx);
/* Treat as NOP. */
break;
case R6_OPC_SC: