tests/tcg/xtensa: add straightforward conditionals

Make tests for optional instruction groups conditional on the presence
of corresponding options in the config.

Signed-off-by: Max Filippov <jcmvbkbc@gmail.com>
This commit is contained in:
Max Filippov 2019-02-18 06:40:38 -08:00
parent ecf5b57759
commit 50f0171a95
12 changed files with 52 additions and 0 deletions

View File

@ -2,6 +2,8 @@
test_suite clamps
#if XCHAL_HAVE_CLAMPS
test clamps
movi a2, 0
movi a3, 0
@ -39,4 +41,6 @@ test clamps
assert eq, a3, a2
test_end
#endif
test_suite_end

View File

@ -2,6 +2,8 @@
test_suite loop
#if XCHAL_HAVE_LOOPS
test loop
movi a2, 0
movi a3, 5
@ -160,4 +162,6 @@ test loopgtz
1:
test_end
#endif
test_suite_end

View File

@ -2,6 +2,8 @@
test_suite mac16
#if XCHAL_HAVE_MAC16
#define ext16(v) (((v) & 0xffff) | (((v) & 0x8000) * 0x1ffffffe))
#define mul16(a, b) ((ext16(a) * ext16(b)))
@ -240,4 +242,6 @@ test mula_dd_lddec
.text
test_end
#endif
test_suite_end

View File

@ -2,6 +2,8 @@
test_suite max
#if XCHAL_HAVE_MINMAX
test max
movi a2, 0xffffffff
movi a3, 1
@ -78,4 +80,6 @@ test maxu
assert eq, a3, a4
test_end
#endif
test_suite_end

View File

@ -2,6 +2,8 @@
test_suite min
#if XCHAL_HAVE_MINMAX
test min
movi a2, 0xffffffff
movi a3, 1
@ -78,4 +80,6 @@ test minu
assert eq, a3, a4
test_end
#endif
test_suite_end

View File

@ -2,6 +2,8 @@
test_suite mul16
#if XCHAL_HAVE_MUL16
test mul16u_pp
movi a2, 0x137f5a5a
mov a3, a2
@ -80,4 +82,6 @@ test mul16s_nn
assert eq, a3, a6
test_end
#endif
test_suite_end

View File

@ -2,6 +2,8 @@
test_suite mul32
#if XCHAL_HAVE_MUL32
test mull
movi a2, 0x137f5a5a
mov a3, a2
@ -15,6 +17,8 @@ test mull
assert eq, a3, a6
test_end
#endif
/* unfortunately dc232b doesn't have muluh/mulsh*/
test_suite_end

View File

@ -2,6 +2,8 @@
test_suite nsa
#if XCHAL_HAVE_NSA
test nsa
movi a2, 0
movi a3, 31
@ -56,4 +58,6 @@ test nsau
assert eq, a3, a2
test_end
#endif
test_suite_end

View File

@ -2,6 +2,8 @@
test_suite quo
#if XCHAL_HAVE_DIV32
test quou_pp
movi a2, 0x5a5a137f
mov a3, a2
@ -144,4 +146,6 @@ test quos_exc
assert eq, a2, a3
test_end
#endif
test_suite_end

View File

@ -2,6 +2,8 @@
test_suite rem
#if XCHAL_HAVE_DIV32
test remu_pp
movi a2, 0x5a5a137f
mov a3, a2
@ -144,4 +146,6 @@ test rems_exc
assert eq, a2, a3
test_end
#endif
test_suite_end

View File

@ -54,6 +54,8 @@ test add
assert eq, a4, a6
test_end
#if XCHAL_HAVE_ADDX
test addx2
movi a2, 0x137fa5a5
mov a3, a2
@ -93,6 +95,8 @@ test addx8
assert eq, a4, a6
test_end
#endif
test sub
movi a2, 0x137fa5a5
mov a3, a2
@ -106,6 +110,8 @@ test sub
assert eq, a4, a6
test_end
#if XCHAL_HAVE_ADDX
test subx2
movi a2, 0x137fa5a5
mov a3, a2
@ -145,4 +151,6 @@ test subx8
assert eq, a4, a6
test_end
#endif
test_suite_end

View File

@ -2,6 +2,8 @@
test_suite sext
#if XCHAL_HAVE_SEXT
test sext
movi a2, 0xffffff5a
movi a3, 0x0000005a
@ -66,4 +68,6 @@ test sext_same_rs
assert eq, a3, a2
test_end
#endif
test_suite_end