configure: Define target access alignment in configure
This patch moves the define of target access alignment earlier from target/foo/cpu.h to configure. Suggested in Richard Henderson's reply to "[PATCH 1/4] tcg: TCGMemOp is now accelerator independent MemOp" Signed-off-by: Tony Nguyen <tony.nguyen@bt.com> Message-Id: <11e818d38ebc40e986cfa62dd7d0afdc@tpw09926dag18e.domain1.systemhost.net> Signed-off-by: Paolo Bonzini <pbonzini@redhat.com> Signed-off-by: tony.nguyen@bt.com <tony.nguyen@bt.com>
This commit is contained in:
tony.nguyen@bt.com
Paolo Bonzini
parent
03c7140c1a
commit
52bf9771fd
|
|
@ -7431,11 +7431,16 @@ for target in $target_list; do
|
|||
target_dir="$target"
|
||||
config_target_mak=$target_dir/config-target.mak
|
||||
target_name=$(echo $target | cut -d '-' -f 1)
|
||||
target_aligned_only="no"
|
||||
case "$target_name" in
|
||||
alpha|hppa|mips64el|mips64|mipsel|mips|mipsn32|mipsn32el|sh4|sh4eb|sparc|sparc64|sparc32plus|xtensa|xtensaeb)
|
||||
target_aligned_only="yes"
|
||||
;;
|
||||
esac
|
||||
target_bigendian="no"
|
||||
|
||||
case "$target_name" in
|
||||
armeb|aarch64_be|hppa|lm32|m68k|microblaze|mips|mipsn32|mips64|moxie|or1k|ppc|ppc64|ppc64abi32|s390x|sh4eb|sparc|sparc64|sparc32plus|xtensaeb)
|
||||
target_bigendian=yes
|
||||
target_bigendian="yes"
|
||||
;;
|
||||
esac
|
||||
target_softmmu="no"
|
||||
|
|
@ -7717,6 +7722,9 @@ fi
|
|||
if supported_whpx_target $target; then
|
||||
echo "CONFIG_WHPX=y" >> $config_target_mak
|
||||
fi
|
||||
if test "$target_aligned_only" = "yes" ; then
|
||||
echo "TARGET_ALIGNED_ONLY=y" >> $config_target_mak
|
||||
fi
|
||||
if test "$target_bigendian" = "yes" ; then
|
||||
echo "TARGET_WORDS_BIGENDIAN=y" >> $config_target_mak
|
||||
fi
|
||||
|
|
|
|||
|
|
@ -35,6 +35,7 @@
|
|||
#pragma GCC poison TARGET_UNICORE32
|
||||
#pragma GCC poison TARGET_XTENSA
|
||||
|
||||
#pragma GCC poison TARGET_ALIGNED_ONLY
|
||||
#pragma GCC poison TARGET_HAS_BFLT
|
||||
#pragma GCC poison TARGET_NAME
|
||||
#pragma GCC poison TARGET_SUPPORTS_MTTCG
|
||||
|
|
|
|||
|
|
@ -89,7 +89,7 @@ struct TranslationBlock;
|
|||
* @do_unassigned_access: Callback for unassigned access handling.
|
||||
* (this is deprecated: new targets should use do_transaction_failed instead)
|
||||
* @do_unaligned_access: Callback for unaligned access handling, if
|
||||
* the target defines #ALIGNED_ONLY.
|
||||
* the target defines #TARGET_ALIGNED_ONLY.
|
||||
* @do_transaction_failed: Callback for handling failed memory transactions
|
||||
* (ie bus faults or external aborts; not MMU faults)
|
||||
* @virtio_is_big_endian: Callback to return %true if a CPU which supports
|
||||
|
|
|
|||
|
|
@ -23,8 +23,6 @@
|
|||
#include "cpu-qom.h"
|
||||
#include "exec/cpu-defs.h"
|
||||
|
||||
#define ALIGNED_ONLY
|
||||
|
||||
/* Alpha processors have a weak memory model */
|
||||
#define TCG_GUEST_DEFAULT_MO (0)
|
||||
|
||||
|
|
|
|||
|
|
@ -30,7 +30,6 @@
|
|||
basis. It's probably easier to fall back to a strong memory model. */
|
||||
#define TCG_GUEST_DEFAULT_MO TCG_MO_ALL
|
||||
|
||||
#define ALIGNED_ONLY
|
||||
#define MMU_KERNEL_IDX 0
|
||||
#define MMU_USER_IDX 3
|
||||
#define MMU_PHYS_IDX 4
|
||||
|
|
|
|||
|
|
@ -1,8 +1,6 @@
|
|||
#ifndef MIPS_CPU_H
|
||||
#define MIPS_CPU_H
|
||||
|
||||
#define ALIGNED_ONLY
|
||||
|
||||
#include "cpu-qom.h"
|
||||
#include "exec/cpu-defs.h"
|
||||
#include "fpu/softfloat-types.h"
|
||||
|
|
|
|||
|
|
@ -23,8 +23,6 @@
|
|||
#include "cpu-qom.h"
|
||||
#include "exec/cpu-defs.h"
|
||||
|
||||
#define ALIGNED_ONLY
|
||||
|
||||
/* CPU Subtypes */
|
||||
#define SH_CPU_SH7750 (1 << 0)
|
||||
#define SH_CPU_SH7750S (1 << 1)
|
||||
|
|
|
|||
|
|
@ -5,8 +5,6 @@
|
|||
#include "cpu-qom.h"
|
||||
#include "exec/cpu-defs.h"
|
||||
|
||||
#define ALIGNED_ONLY
|
||||
|
||||
#if !defined(TARGET_SPARC64)
|
||||
#define TARGET_DPREGS 16
|
||||
#else
|
||||
|
|
|
|||
|
|
@ -32,8 +32,6 @@
|
|||
#include "exec/cpu-defs.h"
|
||||
#include "xtensa-isa.h"
|
||||
|
||||
#define ALIGNED_ONLY
|
||||
|
||||
/* Xtensa processors have a weak memory model */
|
||||
#define TCG_GUEST_DEFAULT_MO (0)
|
||||
|
||||
|
|
|
|||
|
|
@ -1925,7 +1925,7 @@ static const char * const ldst_name[] =
|
|||
};
|
||||
|
||||
static const char * const alignment_name[(MO_AMASK >> MO_ASHIFT) + 1] = {
|
||||
#ifdef ALIGNED_ONLY
|
||||
#ifdef TARGET_ALIGNED_ONLY
|
||||
[MO_UNALN >> MO_ASHIFT] = "un+",
|
||||
[MO_ALIGN >> MO_ASHIFT] = "",
|
||||
#else
|
||||
|
|
|
|||
|
|
@ -333,10 +333,12 @@ typedef enum TCGMemOp {
|
|||
MO_TE = MO_LE,
|
||||
#endif
|
||||
|
||||
/* MO_UNALN accesses are never checked for alignment.
|
||||
/*
|
||||
* MO_UNALN accesses are never checked for alignment.
|
||||
* MO_ALIGN accesses will result in a call to the CPU's
|
||||
* do_unaligned_access hook if the guest address is not aligned.
|
||||
* The default depends on whether the target CPU defines ALIGNED_ONLY.
|
||||
* The default depends on whether the target CPU defines
|
||||
* TARGET_ALIGNED_ONLY.
|
||||
*
|
||||
* Some architectures (e.g. ARMv8) need the address which is aligned
|
||||
* to a size more than the size of the memory access.
|
||||
|
|
@ -353,7 +355,7 @@ typedef enum TCGMemOp {
|
|||
*/
|
||||
MO_ASHIFT = 4,
|
||||
MO_AMASK = 7 << MO_ASHIFT,
|
||||
#ifdef ALIGNED_ONLY
|
||||
#ifdef TARGET_ALIGNED_ONLY
|
||||
MO_ALIGN = 0,
|
||||
MO_UNALN = MO_AMASK,
|
||||
#else
|
||||
|
|
|
|||
Loading…
Reference in New Issue