target/nios2: Add NUM_GP_REGS and NUM_CP_REGS
Split NUM_CORE_REGS into components that can be used elsewhere. Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Amir Gonnen <amir.gonnen@neuroblade.ai> Message-Id: <20220303153906.2024748-3-amir.gonnen@neuroblade.ai> [rth: Split out of a larger patch for shadow register sets.] Signed-off-by: Richard Henderson <richard.henderson@linaro.org> Message-Id: <20220421151735.31996-16-richard.henderson@linaro.org>
This commit is contained in:
parent
48b7eac207
commit
5ea3e9975b
@ -56,9 +56,11 @@ struct Nios2CPUClass {
|
||||
#define EXCEPTION_ADDRESS 0x00000004
|
||||
#define FAST_TLB_MISS_ADDRESS 0x00000008
|
||||
|
||||
#define NUM_GP_REGS 32
|
||||
#define NUM_CR_REGS 32
|
||||
|
||||
/* GP regs + CR regs + PC */
|
||||
#define NUM_CORE_REGS (32 + 32 + 1)
|
||||
#define NUM_CORE_REGS (NUM_GP_REGS + NUM_CR_REGS + 1)
|
||||
|
||||
/* General purpose register aliases */
|
||||
#define R_ZERO 0
|
||||
@ -79,7 +81,7 @@ struct Nios2CPUClass {
|
||||
#define R_RA 31
|
||||
|
||||
/* Control register aliases */
|
||||
#define CR_BASE 32
|
||||
#define CR_BASE NUM_GP_REGS
|
||||
#define CR_STATUS (CR_BASE + 0)
|
||||
#define CR_STATUS_PIE (1 << 0)
|
||||
#define CR_STATUS_U (1 << 1)
|
||||
|
Loading…
Reference in New Issue
Block a user