target/ppc: create an interrupt deliver method for POWER8
The new method is identical to ppc_deliver_interrupt, processor-specific code will be added/removed in the following patches. Signed-off-by: Matheus Ferst <matheus.ferst@eldorado.org.br> Reviewed-by: Fabiano Rosas <farosas@linux.ibm.com> Message-Id: <20221011204829.1641124-15-matheus.ferst@eldorado.org.br> Signed-off-by: Daniel Henrique Barboza <danielhb413@gmail.com>
This commit is contained in:
parent
f6194fdde2
commit
6527e757db
@ -1984,6 +1984,110 @@ static int ppc_next_unmasked_interrupt(CPUPPCState *env)
|
|||||||
}
|
}
|
||||||
|
|
||||||
#if defined(TARGET_PPC64)
|
#if defined(TARGET_PPC64)
|
||||||
|
static void p8_deliver_interrupt(CPUPPCState *env, int interrupt)
|
||||||
|
{
|
||||||
|
PowerPCCPU *cpu = env_archcpu(env);
|
||||||
|
CPUState *cs = env_cpu(env);
|
||||||
|
|
||||||
|
switch (interrupt) {
|
||||||
|
case PPC_INTERRUPT_RESET: /* External reset */
|
||||||
|
env->pending_interrupts &= ~PPC_INTERRUPT_RESET;
|
||||||
|
powerpc_excp(cpu, POWERPC_EXCP_RESET);
|
||||||
|
break;
|
||||||
|
case PPC_INTERRUPT_MCK: /* Machine check exception */
|
||||||
|
env->pending_interrupts &= ~PPC_INTERRUPT_MCK;
|
||||||
|
powerpc_excp(cpu, POWERPC_EXCP_MCHECK);
|
||||||
|
break;
|
||||||
|
|
||||||
|
case PPC_INTERRUPT_HDECR: /* Hypervisor decrementer exception */
|
||||||
|
/* HDEC clears on delivery */
|
||||||
|
env->pending_interrupts &= ~PPC_INTERRUPT_HDECR;
|
||||||
|
powerpc_excp(cpu, POWERPC_EXCP_HDECR);
|
||||||
|
break;
|
||||||
|
case PPC_INTERRUPT_HVIRT: /* Hypervisor virtualization interrupt */
|
||||||
|
powerpc_excp(cpu, POWERPC_EXCP_HVIRT);
|
||||||
|
break;
|
||||||
|
|
||||||
|
case PPC_INTERRUPT_EXT:
|
||||||
|
if (books_vhyp_promotes_external_to_hvirt(cpu)) {
|
||||||
|
powerpc_excp(cpu, POWERPC_EXCP_HVIRT);
|
||||||
|
} else {
|
||||||
|
powerpc_excp(cpu, POWERPC_EXCP_EXTERNAL);
|
||||||
|
}
|
||||||
|
break;
|
||||||
|
case PPC_INTERRUPT_CEXT: /* External critical interrupt */
|
||||||
|
powerpc_excp(cpu, POWERPC_EXCP_CRITICAL);
|
||||||
|
break;
|
||||||
|
|
||||||
|
case PPC_INTERRUPT_WDT: /* Watchdog timer on embedded PowerPC */
|
||||||
|
env->pending_interrupts &= ~PPC_INTERRUPT_WDT;
|
||||||
|
powerpc_excp(cpu, POWERPC_EXCP_WDT);
|
||||||
|
break;
|
||||||
|
case PPC_INTERRUPT_CDOORBELL:
|
||||||
|
env->pending_interrupts &= ~PPC_INTERRUPT_CDOORBELL;
|
||||||
|
powerpc_excp(cpu, POWERPC_EXCP_DOORCI);
|
||||||
|
break;
|
||||||
|
case PPC_INTERRUPT_FIT: /* Fixed interval timer on embedded PowerPC */
|
||||||
|
env->pending_interrupts &= ~PPC_INTERRUPT_FIT;
|
||||||
|
powerpc_excp(cpu, POWERPC_EXCP_FIT);
|
||||||
|
break;
|
||||||
|
case PPC_INTERRUPT_PIT: /* Programmable interval timer on embedded ppc */
|
||||||
|
env->pending_interrupts &= ~PPC_INTERRUPT_PIT;
|
||||||
|
powerpc_excp(cpu, POWERPC_EXCP_PIT);
|
||||||
|
break;
|
||||||
|
case PPC_INTERRUPT_DECR: /* Decrementer exception */
|
||||||
|
if (ppc_decr_clear_on_delivery(env)) {
|
||||||
|
env->pending_interrupts &= ~PPC_INTERRUPT_DECR;
|
||||||
|
}
|
||||||
|
powerpc_excp(cpu, POWERPC_EXCP_DECR);
|
||||||
|
break;
|
||||||
|
case PPC_INTERRUPT_DOORBELL:
|
||||||
|
env->pending_interrupts &= ~PPC_INTERRUPT_DOORBELL;
|
||||||
|
if (is_book3s_arch2x(env)) {
|
||||||
|
powerpc_excp(cpu, POWERPC_EXCP_SDOOR);
|
||||||
|
} else {
|
||||||
|
powerpc_excp(cpu, POWERPC_EXCP_DOORI);
|
||||||
|
}
|
||||||
|
break;
|
||||||
|
case PPC_INTERRUPT_HDOORBELL:
|
||||||
|
env->pending_interrupts &= ~PPC_INTERRUPT_HDOORBELL;
|
||||||
|
powerpc_excp(cpu, POWERPC_EXCP_SDOOR_HV);
|
||||||
|
break;
|
||||||
|
case PPC_INTERRUPT_PERFM:
|
||||||
|
env->pending_interrupts &= ~PPC_INTERRUPT_PERFM;
|
||||||
|
powerpc_excp(cpu, POWERPC_EXCP_PERFM);
|
||||||
|
break;
|
||||||
|
case PPC_INTERRUPT_THERM: /* Thermal interrupt */
|
||||||
|
env->pending_interrupts &= ~PPC_INTERRUPT_THERM;
|
||||||
|
powerpc_excp(cpu, POWERPC_EXCP_THERM);
|
||||||
|
break;
|
||||||
|
case PPC_INTERRUPT_EBB: /* EBB exception */
|
||||||
|
env->pending_interrupts &= ~PPC_INTERRUPT_EBB;
|
||||||
|
if (env->spr[SPR_BESCR] & BESCR_PMEO) {
|
||||||
|
powerpc_excp(cpu, POWERPC_EXCP_PERFM_EBB);
|
||||||
|
} else if (env->spr[SPR_BESCR] & BESCR_EEO) {
|
||||||
|
powerpc_excp(cpu, POWERPC_EXCP_EXTERNAL_EBB);
|
||||||
|
}
|
||||||
|
break;
|
||||||
|
case 0:
|
||||||
|
/*
|
||||||
|
* This is a bug ! It means that has_work took us out of halt without
|
||||||
|
* anything to deliver while in a PM state that requires getting
|
||||||
|
* out via a 0x100
|
||||||
|
*
|
||||||
|
* This means we will incorrectly execute past the power management
|
||||||
|
* instruction instead of triggering a reset.
|
||||||
|
*
|
||||||
|
* It generally means a discrepancy between the wakeup conditions in the
|
||||||
|
* processor has_work implementation and the logic in this function.
|
||||||
|
*/
|
||||||
|
assert(!env->resume_as_sreset);
|
||||||
|
break;
|
||||||
|
default:
|
||||||
|
cpu_abort(cs, "Invalid PowerPC interrupt %d. Aborting\n", interrupt);
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
static void p9_deliver_interrupt(CPUPPCState *env, int interrupt)
|
static void p9_deliver_interrupt(CPUPPCState *env, int interrupt)
|
||||||
{
|
{
|
||||||
PowerPCCPU *cpu = env_archcpu(env);
|
PowerPCCPU *cpu = env_archcpu(env);
|
||||||
@ -2172,6 +2276,9 @@ static void ppc_deliver_interrupt(CPUPPCState *env, int interrupt)
|
|||||||
{
|
{
|
||||||
switch (env->excp_model) {
|
switch (env->excp_model) {
|
||||||
#if defined(TARGET_PPC64)
|
#if defined(TARGET_PPC64)
|
||||||
|
case POWERPC_EXCP_POWER8:
|
||||||
|
p8_deliver_interrupt(env, interrupt);
|
||||||
|
break;
|
||||||
case POWERPC_EXCP_POWER9:
|
case POWERPC_EXCP_POWER9:
|
||||||
case POWERPC_EXCP_POWER10:
|
case POWERPC_EXCP_POWER10:
|
||||||
p9_deliver_interrupt(env, interrupt);
|
p9_deliver_interrupt(env, interrupt);
|
||||||
|
Loading…
Reference in New Issue
Block a user