tests/tcg/xtensa: add icount/ibreak priority test
When icount and ibreak exceptions are due to happen on the same address icount has higher precedence. Signed-off-by: Max Filippov <jcmvbkbc@gmail.com> Acked-by: Richard Henderson <richard.henderson@linaro.org> Message-ID: <20231130171920.3798954-3-jcmvbkbc@gmail.com> Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
This commit is contained in:
parent
5f3ebbc86d
commit
6b1f10093d
@ -129,7 +129,7 @@ test ibreak_remove
|
||||
4:
|
||||
test_end
|
||||
|
||||
test ibreak_priority
|
||||
test ibreak_break_priority
|
||||
set_vector debug_vector, 2f
|
||||
rsil a2, debug_level - 1
|
||||
movi a2, 1f
|
||||
@ -145,6 +145,29 @@ test ibreak_priority
|
||||
movi a3, 0x2
|
||||
assert eq, a2, a3
|
||||
test_end
|
||||
|
||||
test ibreak_icount_priority
|
||||
set_vector debug_vector, 2f
|
||||
rsil a2, debug_level - 1
|
||||
movi a2, 1f
|
||||
wsr a2, ibreaka0
|
||||
movi a2, 1
|
||||
wsr a2, ibreakenable
|
||||
movi a2, -2
|
||||
wsr a2, icount
|
||||
movi a2, 1
|
||||
wsr a2, icountlevel
|
||||
isync
|
||||
rsil a2, 0
|
||||
nop
|
||||
1:
|
||||
break 0, 0
|
||||
test_fail
|
||||
2:
|
||||
rsr a2, debugcause
|
||||
movi a3, 0x1
|
||||
assert eq, a2, a3
|
||||
test_end
|
||||
#endif
|
||||
|
||||
test icount
|
||||
|
Loading…
Reference in New Issue
Block a user