OpenE2K/qemu-e2k
13
4
Fork 0
Code Issues 4 Pull Requests Projects 2 Releases Activity

tests/tcg/xtensa: add icount/ibreak priority test

Browse Source 
When icount and ibreak exceptions are due to happen on the same address
icount has higher precedence.

Signed-off-by: Max Filippov <jcmvbkbc@gmail.com>
Acked-by: Richard Henderson <richard.henderson@linaro.org>
Message-ID: <20231130171920.3798954-3-jcmvbkbc@gmail.com>
Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
This commit is contained in:
Max Filippov 2023-11-30 09:19:20 -08:00 committed by Philippe Mathieu-Daudé
parent 5f3ebbc86d
commit 6b1f10093d
1 changed files with 24 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

25
tests/tcg/xtensa/test_break.S
View File

@ -129,7 +129,7 @@ test ibreak_remove
4: 4:
test_end test_end
test ibreak_priority test ibreak_break_priority
set_vector debug_vector, 2f set_vector debug_vector, 2f
rsil a2, debug_level - 1 rsil a2, debug_level - 1
movi a2, 1f movi a2, 1f
@ -145,6 +145,29 @@ test ibreak_priority
movi a3, 0x2 movi a3, 0x2
assert eq, a2, a3 assert eq, a2, a3
test_end test_end
test ibreak_icount_priority
set_vector debug_vector, 2f
rsil a2, debug_level - 1
movi a2, 1f
wsr a2, ibreaka0
movi a2, 1
wsr a2, ibreakenable
movi a2, -2
wsr a2, icount
movi a2, 1
wsr a2, icountlevel
isync
rsil a2, 0
nop
1:
break 0, 0
test_fail
2:
rsr a2, debugcause
movi a3, 0x1
assert eq, a2, a3
test_end
#endif #endif
test icount test icount