target/cpu: Restrict cpu_get_phys_page_debug() handlers to sysemu
The 'hwaddr' type is only available / meaningful on system emulation. Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org> Message-Id: <20221216215519.5522-5-philmd@linaro.org>
This commit is contained in:
parent
55b5b8e928
commit
6d2d454a88
|
@ -276,9 +276,9 @@ extern const VMStateDescription vmstate_alpha_cpu;
|
||||||
|
|
||||||
void alpha_cpu_do_interrupt(CPUState *cpu);
|
void alpha_cpu_do_interrupt(CPUState *cpu);
|
||||||
bool alpha_cpu_exec_interrupt(CPUState *cpu, int int_req);
|
bool alpha_cpu_exec_interrupt(CPUState *cpu, int int_req);
|
||||||
|
hwaddr alpha_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
|
||||||
#endif /* !CONFIG_USER_ONLY */
|
#endif /* !CONFIG_USER_ONLY */
|
||||||
void alpha_cpu_dump_state(CPUState *cs, FILE *f, int flags);
|
void alpha_cpu_dump_state(CPUState *cs, FILE *f, int flags);
|
||||||
hwaddr alpha_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
|
|
||||||
int alpha_cpu_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg);
|
int alpha_cpu_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg);
|
||||||
int alpha_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg);
|
int alpha_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg);
|
||||||
|
|
||||||
|
|
|
@ -1104,10 +1104,10 @@ extern const VMStateDescription vmstate_arm_cpu;
|
||||||
|
|
||||||
void arm_cpu_do_interrupt(CPUState *cpu);
|
void arm_cpu_do_interrupt(CPUState *cpu);
|
||||||
void arm_v7m_cpu_do_interrupt(CPUState *cpu);
|
void arm_v7m_cpu_do_interrupt(CPUState *cpu);
|
||||||
#endif /* !CONFIG_USER_ONLY */
|
|
||||||
|
|
||||||
hwaddr arm_cpu_get_phys_page_attrs_debug(CPUState *cpu, vaddr addr,
|
hwaddr arm_cpu_get_phys_page_attrs_debug(CPUState *cpu, vaddr addr,
|
||||||
MemTxAttrs *attrs);
|
MemTxAttrs *attrs);
|
||||||
|
#endif /* !CONFIG_USER_ONLY */
|
||||||
|
|
||||||
int arm_cpu_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg);
|
int arm_cpu_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg);
|
||||||
int arm_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg);
|
int arm_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg);
|
||||||
|
|
|
@ -193,12 +193,11 @@ bool cris_cpu_exec_interrupt(CPUState *cpu, int int_req);
|
||||||
bool cris_cpu_tlb_fill(CPUState *cs, vaddr address, int size,
|
bool cris_cpu_tlb_fill(CPUState *cs, vaddr address, int size,
|
||||||
MMUAccessType access_type, int mmu_idx,
|
MMUAccessType access_type, int mmu_idx,
|
||||||
bool probe, uintptr_t retaddr);
|
bool probe, uintptr_t retaddr);
|
||||||
|
hwaddr cris_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
void cris_cpu_dump_state(CPUState *cs, FILE *f, int flags);
|
void cris_cpu_dump_state(CPUState *cs, FILE *f, int flags);
|
||||||
|
|
||||||
hwaddr cris_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
|
|
||||||
|
|
||||||
int crisv10_cpu_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg);
|
int crisv10_cpu_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg);
|
||||||
int cris_cpu_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg);
|
int cris_cpu_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg);
|
||||||
int cris_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg);
|
int cris_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg);
|
||||||
|
|
|
@ -322,11 +322,11 @@ static inline void cpu_hppa_change_prot_id(CPUHPPAState *env) { }
|
||||||
void cpu_hppa_change_prot_id(CPUHPPAState *env);
|
void cpu_hppa_change_prot_id(CPUHPPAState *env);
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
hwaddr hppa_cpu_get_phys_page_debug(CPUState *cs, vaddr addr);
|
|
||||||
int hppa_cpu_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg);
|
int hppa_cpu_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg);
|
||||||
int hppa_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg);
|
int hppa_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg);
|
||||||
void hppa_cpu_dump_state(CPUState *cs, FILE *f, int);
|
void hppa_cpu_dump_state(CPUState *cs, FILE *f, int);
|
||||||
#ifndef CONFIG_USER_ONLY
|
#ifndef CONFIG_USER_ONLY
|
||||||
|
hwaddr hppa_cpu_get_phys_page_debug(CPUState *cs, vaddr addr);
|
||||||
bool hppa_cpu_tlb_fill(CPUState *cs, vaddr address, int size,
|
bool hppa_cpu_tlb_fill(CPUState *cs, vaddr address, int size,
|
||||||
MMUAccessType access_type, int mmu_idx,
|
MMUAccessType access_type, int mmu_idx,
|
||||||
bool probe, uintptr_t retaddr);
|
bool probe, uintptr_t retaddr);
|
||||||
|
|
|
@ -1987,9 +1987,6 @@ void x86_cpu_get_memory_mapping(CPUState *cpu, MemoryMappingList *list,
|
||||||
|
|
||||||
void x86_cpu_dump_state(CPUState *cs, FILE *f, int flags);
|
void x86_cpu_dump_state(CPUState *cs, FILE *f, int flags);
|
||||||
|
|
||||||
hwaddr x86_cpu_get_phys_page_attrs_debug(CPUState *cpu, vaddr addr,
|
|
||||||
MemTxAttrs *attrs);
|
|
||||||
|
|
||||||
int x86_cpu_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg);
|
int x86_cpu_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg);
|
||||||
int x86_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg);
|
int x86_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg);
|
||||||
|
|
||||||
|
@ -1997,6 +1994,8 @@ void x86_cpu_list(void);
|
||||||
int cpu_x86_support_mca_broadcast(CPUX86State *env);
|
int cpu_x86_support_mca_broadcast(CPUX86State *env);
|
||||||
|
|
||||||
#ifndef CONFIG_USER_ONLY
|
#ifndef CONFIG_USER_ONLY
|
||||||
|
hwaddr x86_cpu_get_phys_page_attrs_debug(CPUState *cpu, vaddr addr,
|
||||||
|
MemTxAttrs *attrs);
|
||||||
int cpu_get_pic_interrupt(CPUX86State *s);
|
int cpu_get_pic_interrupt(CPUX86State *s);
|
||||||
|
|
||||||
/* MSDOS compatibility mode FPU exception support */
|
/* MSDOS compatibility mode FPU exception support */
|
||||||
|
|
|
@ -176,9 +176,9 @@ struct ArchCPU {
|
||||||
#ifndef CONFIG_USER_ONLY
|
#ifndef CONFIG_USER_ONLY
|
||||||
void m68k_cpu_do_interrupt(CPUState *cpu);
|
void m68k_cpu_do_interrupt(CPUState *cpu);
|
||||||
bool m68k_cpu_exec_interrupt(CPUState *cpu, int int_req);
|
bool m68k_cpu_exec_interrupt(CPUState *cpu, int int_req);
|
||||||
|
hwaddr m68k_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
|
||||||
#endif /* !CONFIG_USER_ONLY */
|
#endif /* !CONFIG_USER_ONLY */
|
||||||
void m68k_cpu_dump_state(CPUState *cpu, FILE *f, int flags);
|
void m68k_cpu_dump_state(CPUState *cpu, FILE *f, int flags);
|
||||||
hwaddr m68k_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
|
|
||||||
int m68k_cpu_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg);
|
int m68k_cpu_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg);
|
||||||
int m68k_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg);
|
int m68k_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg);
|
||||||
|
|
||||||
|
|
|
@ -358,13 +358,13 @@ struct ArchCPU {
|
||||||
#ifndef CONFIG_USER_ONLY
|
#ifndef CONFIG_USER_ONLY
|
||||||
void mb_cpu_do_interrupt(CPUState *cs);
|
void mb_cpu_do_interrupt(CPUState *cs);
|
||||||
bool mb_cpu_exec_interrupt(CPUState *cs, int int_req);
|
bool mb_cpu_exec_interrupt(CPUState *cs, int int_req);
|
||||||
|
hwaddr mb_cpu_get_phys_page_attrs_debug(CPUState *cpu, vaddr addr,
|
||||||
|
MemTxAttrs *attrs);
|
||||||
#endif /* !CONFIG_USER_ONLY */
|
#endif /* !CONFIG_USER_ONLY */
|
||||||
G_NORETURN void mb_cpu_do_unaligned_access(CPUState *cs, vaddr vaddr,
|
G_NORETURN void mb_cpu_do_unaligned_access(CPUState *cs, vaddr vaddr,
|
||||||
MMUAccessType access_type,
|
MMUAccessType access_type,
|
||||||
int mmu_idx, uintptr_t retaddr);
|
int mmu_idx, uintptr_t retaddr);
|
||||||
void mb_cpu_dump_state(CPUState *cpu, FILE *f, int flags);
|
void mb_cpu_dump_state(CPUState *cpu, FILE *f, int flags);
|
||||||
hwaddr mb_cpu_get_phys_page_attrs_debug(CPUState *cpu, vaddr addr,
|
|
||||||
MemTxAttrs *attrs);
|
|
||||||
int mb_cpu_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg);
|
int mb_cpu_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg);
|
||||||
int mb_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg);
|
int mb_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg);
|
||||||
int mb_cpu_gdb_read_stack_protect(CPUArchState *cpu, GByteArray *buf, int reg);
|
int mb_cpu_gdb_read_stack_protect(CPUArchState *cpu, GByteArray *buf, int reg);
|
||||||
|
|
|
@ -262,7 +262,6 @@ void nios2_tcg_init(void);
|
||||||
void nios2_cpu_do_interrupt(CPUState *cs);
|
void nios2_cpu_do_interrupt(CPUState *cs);
|
||||||
void dump_mmu(CPUNios2State *env);
|
void dump_mmu(CPUNios2State *env);
|
||||||
void nios2_cpu_dump_state(CPUState *cpu, FILE *f, int flags);
|
void nios2_cpu_dump_state(CPUState *cpu, FILE *f, int flags);
|
||||||
hwaddr nios2_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
|
|
||||||
G_NORETURN void nios2_cpu_do_unaligned_access(CPUState *cpu, vaddr addr,
|
G_NORETURN void nios2_cpu_do_unaligned_access(CPUState *cpu, vaddr addr,
|
||||||
MMUAccessType access_type, int mmu_idx,
|
MMUAccessType access_type, int mmu_idx,
|
||||||
uintptr_t retaddr);
|
uintptr_t retaddr);
|
||||||
|
@ -288,6 +287,7 @@ static inline int cpu_mmu_index(CPUNios2State *env, bool ifetch)
|
||||||
}
|
}
|
||||||
|
|
||||||
#ifndef CONFIG_USER_ONLY
|
#ifndef CONFIG_USER_ONLY
|
||||||
|
hwaddr nios2_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
|
||||||
bool nios2_cpu_tlb_fill(CPUState *cs, vaddr address, int size,
|
bool nios2_cpu_tlb_fill(CPUState *cs, vaddr address, int size,
|
||||||
MMUAccessType access_type, int mmu_idx,
|
MMUAccessType access_type, int mmu_idx,
|
||||||
bool probe, uintptr_t retaddr);
|
bool probe, uintptr_t retaddr);
|
||||||
|
|
|
@ -312,7 +312,6 @@ struct ArchCPU {
|
||||||
|
|
||||||
void cpu_openrisc_list(void);
|
void cpu_openrisc_list(void);
|
||||||
void openrisc_cpu_dump_state(CPUState *cpu, FILE *f, int flags);
|
void openrisc_cpu_dump_state(CPUState *cpu, FILE *f, int flags);
|
||||||
hwaddr openrisc_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
|
|
||||||
int openrisc_cpu_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg);
|
int openrisc_cpu_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg);
|
||||||
int openrisc_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg);
|
int openrisc_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg);
|
||||||
void openrisc_translate_init(void);
|
void openrisc_translate_init(void);
|
||||||
|
@ -321,6 +320,8 @@ int print_insn_or1k(bfd_vma addr, disassemble_info *info);
|
||||||
#define cpu_list cpu_openrisc_list
|
#define cpu_list cpu_openrisc_list
|
||||||
|
|
||||||
#ifndef CONFIG_USER_ONLY
|
#ifndef CONFIG_USER_ONLY
|
||||||
|
hwaddr openrisc_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
|
||||||
|
|
||||||
bool openrisc_cpu_tlb_fill(CPUState *cs, vaddr address, int size,
|
bool openrisc_cpu_tlb_fill(CPUState *cs, vaddr address, int size,
|
||||||
MMUAccessType access_type, int mmu_idx,
|
MMUAccessType access_type, int mmu_idx,
|
||||||
bool probe, uintptr_t retaddr);
|
bool probe, uintptr_t retaddr);
|
||||||
|
|
|
@ -1361,12 +1361,12 @@ static inline bool vhyp_cpu_in_nested(PowerPCCPU *cpu)
|
||||||
#endif /* CONFIG_USER_ONLY */
|
#endif /* CONFIG_USER_ONLY */
|
||||||
|
|
||||||
void ppc_cpu_dump_state(CPUState *cpu, FILE *f, int flags);
|
void ppc_cpu_dump_state(CPUState *cpu, FILE *f, int flags);
|
||||||
hwaddr ppc_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
|
|
||||||
int ppc_cpu_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg);
|
int ppc_cpu_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg);
|
||||||
int ppc_cpu_gdb_read_register_apple(CPUState *cpu, GByteArray *buf, int reg);
|
int ppc_cpu_gdb_read_register_apple(CPUState *cpu, GByteArray *buf, int reg);
|
||||||
int ppc_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg);
|
int ppc_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg);
|
||||||
int ppc_cpu_gdb_write_register_apple(CPUState *cpu, uint8_t *buf, int reg);
|
int ppc_cpu_gdb_write_register_apple(CPUState *cpu, uint8_t *buf, int reg);
|
||||||
#ifndef CONFIG_USER_ONLY
|
#ifndef CONFIG_USER_ONLY
|
||||||
|
hwaddr ppc_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
|
||||||
void ppc_gdb_gen_spr_xml(PowerPCCPU *cpu);
|
void ppc_gdb_gen_spr_xml(PowerPCCPU *cpu);
|
||||||
const char *ppc_gdb_get_dynamic_xml(CPUState *cs, const char *xml_name);
|
const char *ppc_gdb_get_dynamic_xml(CPUState *cs, const char *xml_name);
|
||||||
#endif
|
#endif
|
||||||
|
|
|
@ -573,7 +573,6 @@ bool riscv_cpu_virt_enabled(CPURISCVState *env);
|
||||||
void riscv_cpu_set_virt_enabled(CPURISCVState *env, bool enable);
|
void riscv_cpu_set_virt_enabled(CPURISCVState *env, bool enable);
|
||||||
bool riscv_cpu_two_stage_lookup(int mmu_idx);
|
bool riscv_cpu_two_stage_lookup(int mmu_idx);
|
||||||
int riscv_cpu_mmu_index(CPURISCVState *env, bool ifetch);
|
int riscv_cpu_mmu_index(CPURISCVState *env, bool ifetch);
|
||||||
hwaddr riscv_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
|
|
||||||
G_NORETURN void riscv_cpu_do_unaligned_access(CPUState *cs, vaddr addr,
|
G_NORETURN void riscv_cpu_do_unaligned_access(CPUState *cs, vaddr addr,
|
||||||
MMUAccessType access_type, int mmu_idx,
|
MMUAccessType access_type, int mmu_idx,
|
||||||
uintptr_t retaddr);
|
uintptr_t retaddr);
|
||||||
|
@ -592,6 +591,7 @@ void riscv_cpu_list(void);
|
||||||
#define cpu_mmu_index riscv_cpu_mmu_index
|
#define cpu_mmu_index riscv_cpu_mmu_index
|
||||||
|
|
||||||
#ifndef CONFIG_USER_ONLY
|
#ifndef CONFIG_USER_ONLY
|
||||||
|
hwaddr riscv_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
|
||||||
bool riscv_cpu_exec_interrupt(CPUState *cs, int interrupt_request);
|
bool riscv_cpu_exec_interrupt(CPUState *cs, int interrupt_request);
|
||||||
void riscv_cpu_swap_hypervisor_regs(CPURISCVState *env);
|
void riscv_cpu_swap_hypervisor_regs(CPURISCVState *env);
|
||||||
int riscv_cpu_claim_interrupts(RISCVCPU *cpu, uint64_t interrupts);
|
int riscv_cpu_claim_interrupts(RISCVCPU *cpu, uint64_t interrupts);
|
||||||
|
|
|
@ -123,11 +123,11 @@ const char *rx_crname(uint8_t cr);
|
||||||
#ifndef CONFIG_USER_ONLY
|
#ifndef CONFIG_USER_ONLY
|
||||||
void rx_cpu_do_interrupt(CPUState *cpu);
|
void rx_cpu_do_interrupt(CPUState *cpu);
|
||||||
bool rx_cpu_exec_interrupt(CPUState *cpu, int int_req);
|
bool rx_cpu_exec_interrupt(CPUState *cpu, int int_req);
|
||||||
|
hwaddr rx_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
|
||||||
#endif /* !CONFIG_USER_ONLY */
|
#endif /* !CONFIG_USER_ONLY */
|
||||||
void rx_cpu_dump_state(CPUState *cpu, FILE *f, int flags);
|
void rx_cpu_dump_state(CPUState *cpu, FILE *f, int flags);
|
||||||
int rx_cpu_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg);
|
int rx_cpu_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg);
|
||||||
int rx_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg);
|
int rx_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg);
|
||||||
hwaddr rx_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
|
|
||||||
|
|
||||||
void rx_translate_init(void);
|
void rx_translate_init(void);
|
||||||
void rx_cpu_list(void);
|
void rx_cpu_list(void);
|
||||||
|
|
|
@ -144,9 +144,9 @@ bool rx_cpu_exec_interrupt(CPUState *cs, int interrupt_request)
|
||||||
return false;
|
return false;
|
||||||
}
|
}
|
||||||
|
|
||||||
#endif /* !CONFIG_USER_ONLY */
|
|
||||||
|
|
||||||
hwaddr rx_cpu_get_phys_page_debug(CPUState *cs, vaddr addr)
|
hwaddr rx_cpu_get_phys_page_debug(CPUState *cs, vaddr addr)
|
||||||
{
|
{
|
||||||
return addr;
|
return addr;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
#endif /* !CONFIG_USER_ONLY */
|
||||||
|
|
|
@ -214,7 +214,6 @@ struct ArchCPU {
|
||||||
|
|
||||||
|
|
||||||
void superh_cpu_dump_state(CPUState *cpu, FILE *f, int flags);
|
void superh_cpu_dump_state(CPUState *cpu, FILE *f, int flags);
|
||||||
hwaddr superh_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
|
|
||||||
int superh_cpu_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg);
|
int superh_cpu_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg);
|
||||||
int superh_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg);
|
int superh_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg);
|
||||||
G_NORETURN void superh_cpu_do_unaligned_access(CPUState *cpu, vaddr addr,
|
G_NORETURN void superh_cpu_do_unaligned_access(CPUState *cpu, vaddr addr,
|
||||||
|
@ -225,6 +224,7 @@ void sh4_translate_init(void);
|
||||||
void sh4_cpu_list(void);
|
void sh4_cpu_list(void);
|
||||||
|
|
||||||
#if !defined(CONFIG_USER_ONLY)
|
#if !defined(CONFIG_USER_ONLY)
|
||||||
|
hwaddr superh_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
|
||||||
bool superh_cpu_tlb_fill(CPUState *cs, vaddr address, int size,
|
bool superh_cpu_tlb_fill(CPUState *cs, vaddr address, int size,
|
||||||
MMUAccessType access_type, int mmu_idx,
|
MMUAccessType access_type, int mmu_idx,
|
||||||
bool probe, uintptr_t retaddr);
|
bool probe, uintptr_t retaddr);
|
||||||
|
|
|
@ -569,10 +569,11 @@ struct ArchCPU {
|
||||||
|
|
||||||
#ifndef CONFIG_USER_ONLY
|
#ifndef CONFIG_USER_ONLY
|
||||||
extern const VMStateDescription vmstate_sparc_cpu;
|
extern const VMStateDescription vmstate_sparc_cpu;
|
||||||
|
|
||||||
|
hwaddr sparc_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
void sparc_cpu_do_interrupt(CPUState *cpu);
|
void sparc_cpu_do_interrupt(CPUState *cpu);
|
||||||
hwaddr sparc_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
|
|
||||||
int sparc_cpu_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg);
|
int sparc_cpu_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg);
|
||||||
int sparc_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg);
|
int sparc_cpu_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg);
|
||||||
G_NORETURN void sparc_cpu_do_unaligned_access(CPUState *cpu, vaddr addr,
|
G_NORETURN void sparc_cpu_do_unaligned_access(CPUState *cpu, vaddr addr,
|
||||||
|
|
|
@ -576,9 +576,9 @@ void xtensa_cpu_do_transaction_failed(CPUState *cs, hwaddr physaddr, vaddr addr,
|
||||||
unsigned size, MMUAccessType access_type,
|
unsigned size, MMUAccessType access_type,
|
||||||
int mmu_idx, MemTxAttrs attrs,
|
int mmu_idx, MemTxAttrs attrs,
|
||||||
MemTxResult response, uintptr_t retaddr);
|
MemTxResult response, uintptr_t retaddr);
|
||||||
|
hwaddr xtensa_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
|
||||||
#endif
|
#endif
|
||||||
void xtensa_cpu_dump_state(CPUState *cpu, FILE *f, int flags);
|
void xtensa_cpu_dump_state(CPUState *cpu, FILE *f, int flags);
|
||||||
hwaddr xtensa_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
|
|
||||||
void xtensa_count_regs(const XtensaConfig *config,
|
void xtensa_count_regs(const XtensaConfig *config,
|
||||||
unsigned *n_regs, unsigned *n_core_regs);
|
unsigned *n_regs, unsigned *n_core_regs);
|
||||||
int xtensa_cpu_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg);
|
int xtensa_cpu_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg);
|
||||||
|
|
Loading…
Reference in New Issue