target/arm: Reject copy w/ shifted byte early
Remove the unparsed extractions in trans_CPY_{m,z}_i which are intended to reject an 8-bit shift of an 8-bit constant for 8-bit element. Signed-off-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 20220527181907.189259-74-richard.henderson@linaro.org Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
parent
3a40518079
commit
7836c9414f
@ -528,8 +528,14 @@ DUPM 00000101 11 0000 dbm:13 rd:5
|
||||
FCPY 00000101 .. 01 .... 110 imm:8 ..... @rdn_pg4
|
||||
|
||||
# SVE copy integer immediate (predicated)
|
||||
CPY_m_i 00000101 .. 01 .... 01 . ........ ..... @rdn_pg4 imm=%sh8_i8s
|
||||
CPY_z_i 00000101 .. 01 .... 00 . ........ ..... @rdn_pg4 imm=%sh8_i8s
|
||||
{
|
||||
INVALID 00000101 00 01 ---- 01 1 -------- -----
|
||||
CPY_m_i 00000101 .. 01 .... 01 . ........ ..... @rdn_pg4 imm=%sh8_i8s
|
||||
}
|
||||
{
|
||||
INVALID 00000101 00 01 ---- 00 1 -------- -----
|
||||
CPY_z_i 00000101 .. 01 .... 00 . ........ ..... @rdn_pg4 imm=%sh8_i8s
|
||||
}
|
||||
|
||||
### SVE Permute - Extract Group
|
||||
|
||||
|
@ -2024,9 +2024,6 @@ static bool trans_FCPY(DisasContext *s, arg_FCPY *a)
|
||||
|
||||
static bool trans_CPY_m_i(DisasContext *s, arg_rpri_esz *a)
|
||||
{
|
||||
if (a->esz == 0 && extract32(s->insn, 13, 1)) {
|
||||
return false;
|
||||
}
|
||||
if (sve_access_check(s)) {
|
||||
do_cpy_m(s, a->esz, a->rd, a->rn, a->pg, tcg_constant_i64(a->imm));
|
||||
}
|
||||
@ -2040,9 +2037,6 @@ static bool trans_CPY_z_i(DisasContext *s, arg_CPY_z_i *a)
|
||||
gen_helper_sve_cpy_z_s, gen_helper_sve_cpy_z_d,
|
||||
};
|
||||
|
||||
if (a->esz == 0 && extract32(s->insn, 13, 1)) {
|
||||
return false;
|
||||
}
|
||||
if (sve_access_check(s)) {
|
||||
unsigned vsz = vec_full_reg_size(s);
|
||||
tcg_gen_gvec_2i_ool(vec_full_reg_offset(s, a->rd),
|
||||
|
Loading…
Reference in New Issue
Block a user