OpenE2K
/
qemu-e2k
13
4
Fork 0
Code Issues 4 Pull Requests Projects 2 Releases Activity

tcg/e2k: rename load mnemonics

This commit is contained in:
Denis Drakhnia 2024-03-23 18:07:31 +02:00
parent 8f15399214
commit 7d5fa73732
2 changed files with 19 additions and 17 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
tcg/e2k/tcg-target-alc-opcodes.c.inc
View File

@ -75,10 +75,10 @@ DEF(SB, 1, 0x0000, 0x24000000, 0, 0, 1, 0, 0, 1)
DEF(SH, 1, 0x0000, 0x25000000, 0, 0, 1, 0, 0, 1)
DEF(SW, 1, 0x0000, 0x26000000, 0, 0, 1, 0, 0, 1)
DEF(SD, 1, 0x0000, 0x27000000, 0, 0, 1, 0, 0, 1)
DEF(LB, 3, 0x0000, 0x64000000, 1, 0, 1, 1, 0, 1)
DEF(LH, 3, 0x0000, 0x65000000, 1, 0, 1, 1, 0, 1)
DEF(LW, 3, 0x0000, 0x66000000, 1, 0, 1, 1, 0, 1)
DEF(LD, 3, 0x0000, 0x67000000, 1, 0, 1, 1, 0, 1)
DEF(LBU, 3, 0x0000, 0x64000000, 1, 0, 1, 1, 0, 1)
DEF(LHU, 3, 0x0000, 0x65000000, 1, 0, 1, 1, 0, 1)
DEF(LWU, 3, 0x0000, 0x66000000, 1, 0, 1, 1, 0, 1)
DEF(LDU, 3, 0x0000, 0x67000000, 1, 0, 1, 1, 0, 1)
DEF(MOVTD, 1, 0x0000, 0x61c00000, 1, 1, 0, 1, 1, 0)
DEF(MOVTD_CTPR, 9, 0x0000, 0x61c00000, 1, 0, 0, 0, 0, 0)
DEF(MULW, 6, 0x01c0, 0x20000000, 1, 1, 0, 1, 1, 0)

28
tcg/e2k/tcg-target.c.inc
View File

@ -1249,7 +1249,7 @@ static void tcg_out_deposit_int(TCGContext *s, TCGType type, TCGReg ret,
static void e2k_out_ld(Bundle *bundle, int alc, TCGType type, TCGReg ret,
TCGReg addr, intptr_t offset)
{
AlcOpc opc = type == TCG_TYPE_I32 ? ALC_LW : ALC_LD;
AlcOpc opc = type == TCG_TYPE_I32 ? ALC_LWU : ALC_LDU;
e2k_out_alf1_rri(bundle, alc, opc, ret, addr, offset);
}
@ -1574,10 +1574,10 @@ static void tcg_out_qemu_ld_direct(TCGContext *s, TCGReg ret,
tcg_debug_assert((opc & MO_BSWAP) == 0);
switch (opc & MO_SIZE) {
case MO_8: ldopc = ALC_LB; break;
case MO_16: ldopc = ALC_LH; break;
case MO_32: ldopc = ALC_LW; break;
case MO_64: ldopc = ALC_LD; break;
case MO_8: ldopc = ALC_LBU; break;
case MO_16: ldopc = ALC_LHU; break;
case MO_32: ldopc = ALC_LWU; break;
case MO_64: ldopc = ALC_LDU; break;
default:
g_assert_not_reached();
}
@ -1672,7 +1672,7 @@ static void tcg_out_goto_tb(TCGContext *s, int which)
tcg_out_ct(s, CTPR1, CT_ALWAYS, 0);
/* When branch is out of range, fall through to indirect. */
AlcOpc opc = TCG_TYPE_PTR == TCG_TYPE_I32 ? ALC_LW : ALC_LD;
AlcOpc opc = TCG_TYPE_PTR == TCG_TYPE_I32 ? ALC_LWU : ALC_LDU;
tcg_out_alf1_rii(s, 0, opc, TCG_REG_TMP0, 0, get_jmp_target_addr(s, which));
tcg_out_prep_r(s, CTPR1, TCG_REG_TMP0);
tcg_out_ct(s, CTPR1, CT_ALWAYS, 0);
@ -1725,31 +1725,33 @@ static void tcg_out_op(TCGContext *s, TCGOpcode opc,
case INDEX_op_ld8u_i32:
case INDEX_op_ld8u_i64:
tcg_out_alf1_rri(s, 0, ALC_LB, a0, a1, a2);
tcg_out_alf1_rri(s, 0, ALC_LBU, a0, a1, a2);
break;
case INDEX_op_ld16u_i32:
case INDEX_op_ld16u_i64:
tcg_out_alf1_rri(s, 0, ALC_LH, a0, a1, a2);
tcg_out_alf1_rri(s, 0, ALC_LHU, a0, a1, a2);
break;
case INDEX_op_ld32u_i64:
tcg_out_alf1_rri(s, 0, ALC_LW, a0, a1, a2);
tcg_out_alf1_rri(s, 0, ALC_LWU, a0, a1, a2);
break;
case INDEX_op_ld_i64:
tcg_out_alf1_rri(s, 0, ALC_LD, a0, a1, a2);
tcg_out_alf1_rri(s, 0, ALC_LDU, a0, a1, a2);
break;
case INDEX_op_ld8s_i32:
case INDEX_op_ld8s_i64:
tcg_out_alf1_rri(s, 0, ALC_LB, a0, a1, a2);
tcg_out_alf1_rri(s, 0, ALC_LBU, a0, a1, a2);
tcg_out_alf2_rr(s, 0, ALC_SXTB, a0, a0);
break;
case INDEX_op_ld16s_i32:
case INDEX_op_ld16s_i64:
tcg_out_alf1_rri(s, 0, ALC_LH, a0, a1, a2);
tcg_out_alf1_rri(s, 0, ALC_LHU, a0, a1, a2);
tcg_out_alf2_rr(s, 0, ALC_SXTH, a0, a0);
break;
case INDEX_op_ld_i32:
tcg_out_alf1_rri(s, 0, ALC_LWU, a0, a1, a2);
break;
case INDEX_op_ld32s_i64:
tcg_out_alf1_rri(s, 0, ALC_LW, a0, a1, a2);
tcg_out_alf1_rri(s, 0, ALC_LWU, a0, a1, a2);
tcg_out_alf2_rr(s, 0, ALC_SXTW, a0, a0);
break;