mos6522: only clear the shift register interrupt upon write
According to the 6522 datasheet the shift register (SR) interrupt flag is cleared upon write with no mention of any other interrupt flags. Signed-off-by: Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk> Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
This commit is contained in:
parent
52b438815e
commit
7f5d6517e3
@ -241,7 +241,7 @@ uint64_t mos6522_read(void *opaque, hwaddr addr, unsigned size)
|
||||
break;
|
||||
case VIA_REG_SR:
|
||||
val = s->sr;
|
||||
s->ifr &= ~(SR_INT | CB1_INT | CB2_INT);
|
||||
s->ifr &= ~SR_INT;
|
||||
mos6522_update_irq(s);
|
||||
break;
|
||||
case VIA_REG_ACR:
|
||||
|
Loading…
Reference in New Issue
Block a user