openpic: Replace explicit byte swap with endian hints
This patch replaces explicit bswaps with endianness hints to the mmio layer. Signed-off-by: Alexander Graf <agraf@suse.de> Signed-off-by: Blue Swirl <blauwirbel@gmail.com>
This commit is contained in:
parent
0d2a73b3ab
commit
82600641c1
23
hw/openpic.c
23
hw/openpic.c
|
@ -242,19 +242,10 @@ typedef struct openpic_t {
|
||||||
int max_irq;
|
int max_irq;
|
||||||
int irq_ipi0;
|
int irq_ipi0;
|
||||||
int irq_tim0;
|
int irq_tim0;
|
||||||
int need_swap;
|
|
||||||
void (*reset) (void *);
|
void (*reset) (void *);
|
||||||
void (*irq_raise) (struct openpic_t *, int, IRQ_src_t *);
|
void (*irq_raise) (struct openpic_t *, int, IRQ_src_t *);
|
||||||
} openpic_t;
|
} openpic_t;
|
||||||
|
|
||||||
static inline uint32_t openpic_swap32(openpic_t *opp, uint32_t val)
|
|
||||||
{
|
|
||||||
if (opp->need_swap)
|
|
||||||
return bswap32(val);
|
|
||||||
|
|
||||||
return val;
|
|
||||||
}
|
|
||||||
|
|
||||||
static inline void IRQ_setbit (IRQ_queue_t *q, int n_IRQ)
|
static inline void IRQ_setbit (IRQ_queue_t *q, int n_IRQ)
|
||||||
{
|
{
|
||||||
set_bit(q->queue, n_IRQ);
|
set_bit(q->queue, n_IRQ);
|
||||||
|
@ -599,7 +590,6 @@ static void openpic_gbl_write (void *opaque, target_phys_addr_t addr, uint32_t v
|
||||||
DPRINTF("%s: addr " TARGET_FMT_plx " <= %08x\n", __func__, addr, val);
|
DPRINTF("%s: addr " TARGET_FMT_plx " <= %08x\n", __func__, addr, val);
|
||||||
if (addr & 0xF)
|
if (addr & 0xF)
|
||||||
return;
|
return;
|
||||||
val = openpic_swap32(opp, val);
|
|
||||||
addr &= 0xFF;
|
addr &= 0xFF;
|
||||||
switch (addr) {
|
switch (addr) {
|
||||||
case 0x00: /* FREP */
|
case 0x00: /* FREP */
|
||||||
|
@ -693,7 +683,6 @@ static uint32_t openpic_gbl_read (void *opaque, target_phys_addr_t addr)
|
||||||
break;
|
break;
|
||||||
}
|
}
|
||||||
DPRINTF("%s: => %08x\n", __func__, retval);
|
DPRINTF("%s: => %08x\n", __func__, retval);
|
||||||
retval = openpic_swap32(opp, retval);
|
|
||||||
|
|
||||||
return retval;
|
return retval;
|
||||||
}
|
}
|
||||||
|
@ -706,7 +695,6 @@ static void openpic_timer_write (void *opaque, uint32_t addr, uint32_t val)
|
||||||
DPRINTF("%s: addr %08x <= %08x\n", __func__, addr, val);
|
DPRINTF("%s: addr %08x <= %08x\n", __func__, addr, val);
|
||||||
if (addr & 0xF)
|
if (addr & 0xF)
|
||||||
return;
|
return;
|
||||||
val = openpic_swap32(opp, val);
|
|
||||||
addr -= 0x1100;
|
addr -= 0x1100;
|
||||||
addr &= 0xFFFF;
|
addr &= 0xFFFF;
|
||||||
idx = (addr & 0xFFF0) >> 6;
|
idx = (addr & 0xFFF0) >> 6;
|
||||||
|
@ -759,7 +747,6 @@ static uint32_t openpic_timer_read (void *opaque, uint32_t addr)
|
||||||
break;
|
break;
|
||||||
}
|
}
|
||||||
DPRINTF("%s: => %08x\n", __func__, retval);
|
DPRINTF("%s: => %08x\n", __func__, retval);
|
||||||
retval = openpic_swap32(opp, retval);
|
|
||||||
|
|
||||||
return retval;
|
return retval;
|
||||||
}
|
}
|
||||||
|
@ -772,7 +759,6 @@ static void openpic_src_write (void *opaque, uint32_t addr, uint32_t val)
|
||||||
DPRINTF("%s: addr %08x <= %08x\n", __func__, addr, val);
|
DPRINTF("%s: addr %08x <= %08x\n", __func__, addr, val);
|
||||||
if (addr & 0xF)
|
if (addr & 0xF)
|
||||||
return;
|
return;
|
||||||
val = openpic_swap32(opp, val);
|
|
||||||
addr = addr & 0xFFF0;
|
addr = addr & 0xFFF0;
|
||||||
idx = addr >> 5;
|
idx = addr >> 5;
|
||||||
if (addr & 0x10) {
|
if (addr & 0x10) {
|
||||||
|
@ -804,7 +790,6 @@ static uint32_t openpic_src_read (void *opaque, uint32_t addr)
|
||||||
retval = read_IRQreg(opp, idx, IRQ_IPVP);
|
retval = read_IRQreg(opp, idx, IRQ_IPVP);
|
||||||
}
|
}
|
||||||
DPRINTF("%s: => %08x\n", __func__, retval);
|
DPRINTF("%s: => %08x\n", __func__, retval);
|
||||||
retval = openpic_swap32(opp, retval);
|
|
||||||
|
|
||||||
return retval;
|
return retval;
|
||||||
}
|
}
|
||||||
|
@ -819,7 +804,6 @@ static void openpic_cpu_write (void *opaque, target_phys_addr_t addr, uint32_t v
|
||||||
DPRINTF("%s: addr " TARGET_FMT_plx " <= %08x\n", __func__, addr, val);
|
DPRINTF("%s: addr " TARGET_FMT_plx " <= %08x\n", __func__, addr, val);
|
||||||
if (addr & 0xF)
|
if (addr & 0xF)
|
||||||
return;
|
return;
|
||||||
val = openpic_swap32(opp, val);
|
|
||||||
addr &= 0x1FFF0;
|
addr &= 0x1FFF0;
|
||||||
idx = addr / 0x1000;
|
idx = addr / 0x1000;
|
||||||
dst = &opp->dst[idx];
|
dst = &opp->dst[idx];
|
||||||
|
@ -937,7 +921,6 @@ static uint32_t openpic_cpu_read (void *opaque, target_phys_addr_t addr)
|
||||||
break;
|
break;
|
||||||
}
|
}
|
||||||
DPRINTF("%s: => %08x\n", __func__, retval);
|
DPRINTF("%s: => %08x\n", __func__, retval);
|
||||||
retval = openpic_swap32(opp, retval);
|
|
||||||
|
|
||||||
return retval;
|
return retval;
|
||||||
}
|
}
|
||||||
|
@ -1204,7 +1187,7 @@ qemu_irq *openpic_init (PCIBus *bus, int *pmem_index, int nb_cpus,
|
||||||
opp = qemu_mallocz(sizeof(openpic_t));
|
opp = qemu_mallocz(sizeof(openpic_t));
|
||||||
}
|
}
|
||||||
opp->mem_index = cpu_register_io_memory(openpic_read, openpic_write, opp,
|
opp->mem_index = cpu_register_io_memory(openpic_read, openpic_write, opp,
|
||||||
DEVICE_NATIVE_ENDIAN);
|
DEVICE_LITTLE_ENDIAN);
|
||||||
|
|
||||||
// isu_base &= 0xFFFC0000;
|
// isu_base &= 0xFFFC0000;
|
||||||
opp->nb_cpus = nb_cpus;
|
opp->nb_cpus = nb_cpus;
|
||||||
|
@ -1232,7 +1215,6 @@ qemu_irq *openpic_init (PCIBus *bus, int *pmem_index, int nb_cpus,
|
||||||
for (i = 0; i < nb_cpus; i++)
|
for (i = 0; i < nb_cpus; i++)
|
||||||
opp->dst[i].irqs = irqs[i];
|
opp->dst[i].irqs = irqs[i];
|
||||||
opp->irq_out = irq_out;
|
opp->irq_out = irq_out;
|
||||||
opp->need_swap = 1;
|
|
||||||
|
|
||||||
register_savevm(&opp->pci_dev.qdev, "openpic", 0, 2,
|
register_savevm(&opp->pci_dev.qdev, "openpic", 0, 2,
|
||||||
openpic_save, openpic_load, opp);
|
openpic_save, openpic_load, opp);
|
||||||
|
@ -1673,7 +1655,7 @@ qemu_irq *mpic_init (target_phys_addr_t base, int nb_cpus,
|
||||||
int mem_index;
|
int mem_index;
|
||||||
|
|
||||||
mem_index = cpu_register_io_memory(list[i].read, list[i].write, mpp,
|
mem_index = cpu_register_io_memory(list[i].read, list[i].write, mpp,
|
||||||
DEVICE_NATIVE_ENDIAN);
|
DEVICE_BIG_ENDIAN);
|
||||||
if (mem_index < 0) {
|
if (mem_index < 0) {
|
||||||
goto free;
|
goto free;
|
||||||
}
|
}
|
||||||
|
@ -1689,7 +1671,6 @@ qemu_irq *mpic_init (target_phys_addr_t base, int nb_cpus,
|
||||||
for (i = 0; i < nb_cpus; i++)
|
for (i = 0; i < nb_cpus; i++)
|
||||||
mpp->dst[i].irqs = irqs[i];
|
mpp->dst[i].irqs = irqs[i];
|
||||||
mpp->irq_out = irq_out;
|
mpp->irq_out = irq_out;
|
||||||
mpp->need_swap = 0; /* MPIC has the same endian as target */
|
|
||||||
|
|
||||||
mpp->irq_raise = mpic_irq_raise;
|
mpp->irq_raise = mpic_irq_raise;
|
||||||
mpp->reset = mpic_reset;
|
mpp->reset = mpic_reset;
|
||||||
|
|
Loading…
Reference in New Issue