hw/arm/smmu-common: VMSAv8-64 page table walk
This patch implements the page table walk for VMSAv8-64. Signed-off-by: Eric Auger <eric.auger@redhat.com> Signed-off-by: Prem Mallappa <prem.mallappa@broadcom.com> Message-id: 1524665762-31355-4-git-send-email-eric.auger@redhat.com Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
Eric Auger
Peter Maydell
parent
cac994ef43
commit
93641948d4
|
|
@ -27,6 +27,228 @@
|
|||
|
||||
#include "qemu/error-report.h"
|
||||
#include "hw/arm/smmu-common.h"
|
||||
#include "smmu-internal.h"
|
||||
|
||||
/* VMSAv8-64 Translation */
|
||||
|
||||
/**
|
||||
* get_pte - Get the content of a page table entry located at
|
||||
* @base_addr[@index]
|
||||
*/
|
||||
static int get_pte(dma_addr_t baseaddr, uint32_t index, uint64_t *pte,
|
||||
SMMUPTWEventInfo *info)
|
||||
{
|
||||
int ret;
|
||||
dma_addr_t addr = baseaddr + index * sizeof(*pte);
|
||||
|
||||
/* TODO: guarantee 64-bit single-copy atomicity */
|
||||
ret = dma_memory_read(&address_space_memory, addr,
|
||||
(uint8_t *)pte, sizeof(*pte));
|
||||
|
||||
if (ret != MEMTX_OK) {
|
||||
info->type = SMMU_PTW_ERR_WALK_EABT;
|
||||
info->addr = addr;
|
||||
return -EINVAL;
|
||||
}
|
||||
trace_smmu_get_pte(baseaddr, index, addr, *pte);
|
||||
return 0;
|
||||
}
|
||||
|
||||
/* VMSAv8-64 Translation Table Format Descriptor Decoding */
|
||||
|
||||
/**
|
||||
* get_page_pte_address - returns the L3 descriptor output address,
|
||||
* ie. the page frame
|
||||
* ARM ARM spec: Figure D4-17 VMSAv8-64 level 3 descriptor format
|
||||
*/
|
||||
static inline hwaddr get_page_pte_address(uint64_t pte, int granule_sz)
|
||||
{
|
||||
return PTE_ADDRESS(pte, granule_sz);
|
||||
}
|
||||
|
||||
/**
|
||||
* get_table_pte_address - return table descriptor output address,
|
||||
* ie. address of next level table
|
||||
* ARM ARM Figure D4-16 VMSAv8-64 level0, level1, and level 2 descriptor formats
|
||||
*/
|
||||
static inline hwaddr get_table_pte_address(uint64_t pte, int granule_sz)
|
||||
{
|
||||
return PTE_ADDRESS(pte, granule_sz);
|
||||
}
|
||||
|
||||
/**
|
||||
* get_block_pte_address - return block descriptor output address and block size
|
||||
* ARM ARM Figure D4-16 VMSAv8-64 level0, level1, and level 2 descriptor formats
|
||||
*/
|
||||
static inline hwaddr get_block_pte_address(uint64_t pte, int level,
|
||||
int granule_sz, uint64_t *bsz)
|
||||
{
|
||||
int n = (granule_sz - 3) * (4 - level) + 3;
|
||||
|
||||
*bsz = 1 << n;
|
||||
return PTE_ADDRESS(pte, n);
|
||||
}
|
||||
|
||||
SMMUTransTableInfo *select_tt(SMMUTransCfg *cfg, dma_addr_t iova)
|
||||
{
|
||||
bool tbi = extract64(iova, 55, 1) ? TBI1(cfg->tbi) : TBI0(cfg->tbi);
|
||||
uint8_t tbi_byte = tbi * 8;
|
||||
|
||||
if (cfg->tt[0].tsz &&
|
||||
!extract64(iova, 64 - cfg->tt[0].tsz, cfg->tt[0].tsz - tbi_byte)) {
|
||||
/* there is a ttbr0 region and we are in it (high bits all zero) */
|
||||
return &cfg->tt[0];
|
||||
} else if (cfg->tt[1].tsz &&
|
||||
!extract64(iova, 64 - cfg->tt[1].tsz, cfg->tt[1].tsz - tbi_byte)) {
|
||||
/* there is a ttbr1 region and we are in it (high bits all one) */
|
||||
return &cfg->tt[1];
|
||||
} else if (!cfg->tt[0].tsz) {
|
||||
/* ttbr0 region is "everything not in the ttbr1 region" */
|
||||
return &cfg->tt[0];
|
||||
} else if (!cfg->tt[1].tsz) {
|
||||
/* ttbr1 region is "everything not in the ttbr0 region" */
|
||||
return &cfg->tt[1];
|
||||
}
|
||||
/* in the gap between the two regions, this is a Translation fault */
|
||||
return NULL;
|
||||
}
|
||||
|
||||
/**
|
||||
* smmu_ptw_64 - VMSAv8-64 Walk of the page tables for a given IOVA
|
||||
* @cfg: translation config
|
||||
* @iova: iova to translate
|
||||
* @perm: access type
|
||||
* @tlbe: IOMMUTLBEntry (out)
|
||||
* @info: handle to an error info
|
||||
*
|
||||
* Return 0 on success, < 0 on error. In case of error, @info is filled
|
||||
* and tlbe->perm is set to IOMMU_NONE.
|
||||
* Upon success, @tlbe is filled with translated_addr and entry
|
||||
* permission rights.
|
||||
*/
|
||||
static int smmu_ptw_64(SMMUTransCfg *cfg,
|
||||
dma_addr_t iova, IOMMUAccessFlags perm,
|
||||
IOMMUTLBEntry *tlbe, SMMUPTWEventInfo *info)
|
||||
{
|
||||
dma_addr_t baseaddr, indexmask;
|
||||
int stage = cfg->stage;
|
||||
SMMUTransTableInfo *tt = select_tt(cfg, iova);
|
||||
uint8_t level, granule_sz, inputsize, stride;
|
||||
|
||||
if (!tt || tt->disabled) {
|
||||
info->type = SMMU_PTW_ERR_TRANSLATION;
|
||||
goto error;
|
||||
}
|
||||
|
||||
granule_sz = tt->granule_sz;
|
||||
stride = granule_sz - 3;
|
||||
inputsize = 64 - tt->tsz;
|
||||
level = 4 - (inputsize - 4) / stride;
|
||||
indexmask = (1ULL << (inputsize - (stride * (4 - level)))) - 1;
|
||||
baseaddr = extract64(tt->ttb, 0, 48);
|
||||
baseaddr &= ~indexmask;
|
||||
|
||||
tlbe->iova = iova;
|
||||
tlbe->addr_mask = (1 << granule_sz) - 1;
|
||||
|
||||
while (level <= 3) {
|
||||
uint64_t subpage_size = 1ULL << level_shift(level, granule_sz);
|
||||
uint64_t mask = subpage_size - 1;
|
||||
uint32_t offset = iova_level_offset(iova, inputsize, level, granule_sz);
|
||||
uint64_t pte;
|
||||
dma_addr_t pte_addr = baseaddr + offset * sizeof(pte);
|
||||
uint8_t ap;
|
||||
|
||||
if (get_pte(baseaddr, offset, &pte, info)) {
|
||||
goto error;
|
||||
}
|
||||
trace_smmu_ptw_level(level, iova, subpage_size,
|
||||
baseaddr, offset, pte);
|
||||
|
||||
if (is_invalid_pte(pte) || is_reserved_pte(pte, level)) {
|
||||
trace_smmu_ptw_invalid_pte(stage, level, baseaddr,
|
||||
pte_addr, offset, pte);
|
||||
info->type = SMMU_PTW_ERR_TRANSLATION;
|
||||
goto error;
|
||||
}
|
||||
|
||||
if (is_page_pte(pte, level)) {
|
||||
uint64_t gpa = get_page_pte_address(pte, granule_sz);
|
||||
|
||||
ap = PTE_AP(pte);
|
||||
if (is_permission_fault(ap, perm)) {
|
||||
info->type = SMMU_PTW_ERR_PERMISSION;
|
||||
goto error;
|
||||
}
|
||||
|
||||
tlbe->translated_addr = gpa + (iova & mask);
|
||||
tlbe->perm = PTE_AP_TO_PERM(ap);
|
||||
trace_smmu_ptw_page_pte(stage, level, iova,
|
||||
baseaddr, pte_addr, pte, gpa);
|
||||
return 0;
|
||||
}
|
||||
if (is_block_pte(pte, level)) {
|
||||
uint64_t block_size;
|
||||
hwaddr gpa = get_block_pte_address(pte, level, granule_sz,
|
||||
&block_size);
|
||||
|
||||
ap = PTE_AP(pte);
|
||||
if (is_permission_fault(ap, perm)) {
|
||||
info->type = SMMU_PTW_ERR_PERMISSION;
|
||||
goto error;
|
||||
}
|
||||
|
||||
trace_smmu_ptw_block_pte(stage, level, baseaddr,
|
||||
pte_addr, pte, iova, gpa,
|
||||
block_size >> 20);
|
||||
|
||||
tlbe->translated_addr = gpa + (iova & mask);
|
||||
tlbe->perm = PTE_AP_TO_PERM(ap);
|
||||
return 0;
|
||||
}
|
||||
|
||||
/* table pte */
|
||||
ap = PTE_APTABLE(pte);
|
||||
|
||||
if (is_permission_fault(ap, perm)) {
|
||||
info->type = SMMU_PTW_ERR_PERMISSION;
|
||||
goto error;
|
||||
}
|
||||
baseaddr = get_table_pte_address(pte, granule_sz);
|
||||
level++;
|
||||
}
|
||||
|
||||
info->type = SMMU_PTW_ERR_TRANSLATION;
|
||||
|
||||
error:
|
||||
tlbe->perm = IOMMU_NONE;
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
/**
|
||||
* smmu_ptw - Walk the page tables for an IOVA, according to @cfg
|
||||
*
|
||||
* @cfg: translation configuration
|
||||
* @iova: iova to translate
|
||||
* @perm: tentative access type
|
||||
* @tlbe: returned entry
|
||||
* @info: ptw event handle
|
||||
*
|
||||
* return 0 on success
|
||||
*/
|
||||
inline int smmu_ptw(SMMUTransCfg *cfg, dma_addr_t iova, IOMMUAccessFlags perm,
|
||||
IOMMUTLBEntry *tlbe, SMMUPTWEventInfo *info)
|
||||
{
|
||||
if (!cfg->aa64) {
|
||||
/*
|
||||
* This code path is not entered as we check this while decoding
|
||||
* the configuration data in the derived SMMU model.
|
||||
*/
|
||||
g_assert_not_reached();
|
||||
}
|
||||
|
||||
return smmu_ptw_64(cfg, iova, perm, tlbe, info);
|
||||
}
|
||||
|
||||
/**
|
||||
* The bus number is used for lookup when SID based invalidation occurs.
|
||||
|
|
|
|||
|
|
@ -0,0 +1,99 @@
|
|||
/*
|
||||
* ARM SMMU support - Internal API
|
||||
*
|
||||
* Copyright (c) 2017 Red Hat, Inc.
|
||||
* Copyright (C) 2014-2016 Broadcom Corporation
|
||||
* Written by Prem Mallappa, Eric Auger
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License version 2 as
|
||||
* published by the Free Software Foundation.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* General Public License for more details.
|
||||
*
|
||||
* You should have received a copy of the GNU General Public License along
|
||||
* with this program; if not, see <http://www.gnu.org/licenses/>.
|
||||
*/
|
||||
|
||||
#ifndef HW_ARM_SMMU_INTERNAL_H
|
||||
#define HW_ARM_SMMU_INTERNAL_H
|
||||
|
||||
#define TBI0(tbi) ((tbi) & 0x1)
|
||||
#define TBI1(tbi) ((tbi) & 0x2 >> 1)
|
||||
|
||||
/* PTE Manipulation */
|
||||
|
||||
#define ARM_LPAE_PTE_TYPE_SHIFT 0
|
||||
#define ARM_LPAE_PTE_TYPE_MASK 0x3
|
||||
|
||||
#define ARM_LPAE_PTE_TYPE_BLOCK 1
|
||||
#define ARM_LPAE_PTE_TYPE_TABLE 3
|
||||
|
||||
#define ARM_LPAE_L3_PTE_TYPE_RESERVED 1
|
||||
#define ARM_LPAE_L3_PTE_TYPE_PAGE 3
|
||||
|
||||
#define ARM_LPAE_PTE_VALID (1 << 0)
|
||||
|
||||
#define PTE_ADDRESS(pte, shift) \
|
||||
(extract64(pte, shift, 47 - shift + 1) << shift)
|
||||
|
||||
#define is_invalid_pte(pte) (!(pte & ARM_LPAE_PTE_VALID))
|
||||
|
||||
#define is_reserved_pte(pte, level) \
|
||||
((level == 3) && \
|
||||
((pte & ARM_LPAE_PTE_TYPE_MASK) == ARM_LPAE_L3_PTE_TYPE_RESERVED))
|
||||
|
||||
#define is_block_pte(pte, level) \
|
||||
((level < 3) && \
|
||||
((pte & ARM_LPAE_PTE_TYPE_MASK) == ARM_LPAE_PTE_TYPE_BLOCK))
|
||||
|
||||
#define is_table_pte(pte, level) \
|
||||
((level < 3) && \
|
||||
((pte & ARM_LPAE_PTE_TYPE_MASK) == ARM_LPAE_PTE_TYPE_TABLE))
|
||||
|
||||
#define is_page_pte(pte, level) \
|
||||
((level == 3) && \
|
||||
((pte & ARM_LPAE_PTE_TYPE_MASK) == ARM_LPAE_L3_PTE_TYPE_PAGE))
|
||||
|
||||
/* access permissions */
|
||||
|
||||
#define PTE_AP(pte) \
|
||||
(extract64(pte, 6, 2))
|
||||
|
||||
#define PTE_APTABLE(pte) \
|
||||
(extract64(pte, 61, 2))
|
||||
|
||||
/*
|
||||
* TODO: At the moment all transactions are considered as privileged (EL1)
|
||||
* as IOMMU translation callback does not pass user/priv attributes.
|
||||
*/
|
||||
#define is_permission_fault(ap, perm) \
|
||||
(((perm) & IOMMU_WO) && ((ap) & 0x2))
|
||||
|
||||
#define PTE_AP_TO_PERM(ap) \
|
||||
(IOMMU_ACCESS_FLAG(true, !((ap) & 0x2)))
|
||||
|
||||
/* Level Indexing */
|
||||
|
||||
static inline int level_shift(int level, int granule_sz)
|
||||
{
|
||||
return granule_sz + (3 - level) * (granule_sz - 3);
|
||||
}
|
||||
|
||||
static inline uint64_t level_page_mask(int level, int granule_sz)
|
||||
{
|
||||
return ~(MAKE_64BIT_MASK(0, level_shift(level, granule_sz)));
|
||||
}
|
||||
|
||||
static inline
|
||||
uint64_t iova_level_offset(uint64_t iova, int inputsize,
|
||||
int level, int gsz)
|
||||
{
|
||||
return ((iova & MAKE_64BIT_MASK(0, inputsize)) >> level_shift(level, gsz)) &
|
||||
MAKE_64BIT_MASK(0, gsz - 3);
|
||||
}
|
||||
|
||||
#endif
|
||||
|
|
@ -4,4 +4,11 @@
|
|||
virt_acpi_setup(void) "No fw cfg or ACPI disabled. Bailing out."
|
||||
|
||||
# hw/arm/smmu-common.c
|
||||
smmu_add_mr(const char *name) "%s"
|
||||
smmu_add_mr(const char *name) "%s"
|
||||
smmu_page_walk(int stage, uint64_t baseaddr, int first_level, uint64_t start, uint64_t end) "stage=%d, baseaddr=0x%"PRIx64", first level=%d, start=0x%"PRIx64", end=0x%"PRIx64
|
||||
smmu_lookup_table(int level, uint64_t baseaddr, int granule_sz, uint64_t start, uint64_t end, int flags, uint64_t subpage_size) "level=%d baseaddr=0x%"PRIx64" granule=%d, start=0x%"PRIx64" end=0x%"PRIx64" flags=%d subpage_size=0x%"PRIx64
|
||||
smmu_ptw_level(int level, uint64_t iova, size_t subpage_size, uint64_t baseaddr, uint32_t offset, uint64_t pte) "level=%d iova=0x%"PRIx64" subpage_sz=0x%zx baseaddr=0x%"PRIx64" offset=%d => pte=0x%"PRIx64
|
||||
smmu_ptw_invalid_pte(int stage, int level, uint64_t baseaddr, uint64_t pteaddr, uint32_t offset, uint64_t pte) "stage=%d level=%d base@=0x%"PRIx64" pte@=0x%"PRIx64" offset=%d pte=0x%"PRIx64
|
||||
smmu_ptw_page_pte(int stage, int level, uint64_t iova, uint64_t baseaddr, uint64_t pteaddr, uint64_t pte, uint64_t address) "stage=%d level=%d iova=0x%"PRIx64" base@=0x%"PRIx64" pte@=0x%"PRIx64" pte=0x%"PRIx64" page address = 0x%"PRIx64
|
||||
smmu_ptw_block_pte(int stage, int level, uint64_t baseaddr, uint64_t pteaddr, uint64_t pte, uint64_t iova, uint64_t gpa, int bsize_mb) "stage=%d level=%d base@=0x%"PRIx64" pte@=0x%"PRIx64" pte=0x%"PRIx64" iova=0x%"PRIx64" block address = 0x%"PRIx64" block size = %d MiB"
|
||||
smmu_get_pte(uint64_t baseaddr, int index, uint64_t pteaddr, uint64_t pte) "baseaddr=0x%"PRIx64" index=0x%x, pteaddr=0x%"PRIx64", pte=0x%"PRIx64
|
||||
|
|
|
|||
|
|
@ -128,4 +128,18 @@ static inline uint16_t smmu_get_sid(SMMUDevice *sdev)
|
|||
{
|
||||
return PCI_BUILD_BDF(pci_bus_num(sdev->bus), sdev->devfn);
|
||||
}
|
||||
|
||||
/**
|
||||
* smmu_ptw - Perform the page table walk for a given iova / access flags
|
||||
* pair, according to @cfg translation config
|
||||
*/
|
||||
int smmu_ptw(SMMUTransCfg *cfg, dma_addr_t iova, IOMMUAccessFlags perm,
|
||||
IOMMUTLBEntry *tlbe, SMMUPTWEventInfo *info);
|
||||
|
||||
/**
|
||||
* select_tt - compute which translation table shall be used according to
|
||||
* the input iova and translation config and return the TT specific info
|
||||
*/
|
||||
SMMUTransTableInfo *select_tt(SMMUTransCfg *cfg, dma_addr_t iova);
|
||||
|
||||
#endif /* HW_ARM_SMMU_COMMON */
|
||||
|
|
|
|||
Loading…
Reference in New Issue