OpenE2K/qemu-e2k
13
4
Fork 0
Code Issues 4 Pull Requests Projects 2 Releases Activity

target/arm: Change DisasContext.aarch64 to bool

Browse Source 
Bool is a more appropriate type for this value.
Move the member down in the struct to keep the
bool type members together and remove a hole.

Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
Richard Henderson 2022-04-17 10:43:31 -07:00 committed by Peter Maydell
parent ad1e60184c
commit a3bc906f8e
3 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
target/arm/translate-a64.c
View File

@ -14664,7 +14664,7 @@ static void aarch64_tr_init_disas_context(DisasContextBase *dcbase,
dc->isar = &arm_cpu->isar; dc->isar = &arm_cpu->isar;
dc->condjmp = 0; dc->condjmp = 0;
dc->aarch64 = 1; dc->aarch64 = true;
/* If we are coming from secure EL0 in a system with a 32-bit EL3, then /* If we are coming from secure EL0 in a system with a 32-bit EL3, then
* there is no secure EL1, so we route exceptions to EL3. * there is no secure EL1, so we route exceptions to EL3.
*/ */

2
target/arm/translate.c
View File

@ -9334,7 +9334,7 @@ static void arm_tr_init_disas_context(DisasContextBase *dcbase, CPUState *cs)
dc->isar = &cpu->isar; dc->isar = &cpu->isar;
dc->condjmp = 0; dc->condjmp = 0;
dc->aarch64 = 0; dc->aarch64 = false;
/* If we are coming from secure EL0 in a system with a 32-bit EL3, then /* If we are coming from secure EL0 in a system with a 32-bit EL3, then
* there is no secure EL1, so we route exceptions to EL3. * there is no secure EL1, so we route exceptions to EL3.
*/ */

2
target/arm/translate.h
View File

@ -59,12 +59,12 @@ typedef struct DisasContext {
* so that top level loop can generate correct syndrome information. * so that top level loop can generate correct syndrome information.
*/ */
uint32_t svc_imm; uint32_t svc_imm;
int aarch64;
int current_el; int current_el;
/* Debug target exception level for single-step exceptions */ /* Debug target exception level for single-step exceptions */
int debug_target_el; int debug_target_el;
GHashTable *cp_regs; GHashTable *cp_regs;
uint64_t features; /* CPU features bits */ uint64_t features; /* CPU features bits */
bool aarch64;
/* Because unallocated encodings generate different exception syndrome /* Because unallocated encodings generate different exception syndrome
* information from traps due to FP being disabled, we can't do a single * information from traps due to FP being disabled, we can't do a single
* "is fp access disabled" check at a high level in the decode tree. * "is fp access disabled" check at a high level in the decode tree.