hw/intc/arm_gic: Implement read of GICC_IIDR
Implement support for reading GICC_IIDR. This register is used by the Linux kernel to recognize that GICv2 with GICC_APRn is present. Signed-off-by: Petr Pavlu <petr.pavlu@suse.com> Message-id: 20220113151916.17978-2-ppavlu@suse.cz Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
parent
b1b87327a9
commit
a66a24585f
@ -1662,6 +1662,15 @@ static MemTxResult gic_cpu_read(GICState *s, int cpu, int offset,
|
||||
}
|
||||
break;
|
||||
}
|
||||
case 0xfc:
|
||||
if (s->revision == REV_11MPCORE) {
|
||||
/* Reserved on 11MPCore */
|
||||
*data = 0;
|
||||
} else {
|
||||
/* GICv1 or v2; Arm implementation */
|
||||
*data = (s->revision << 16) | 0x43b;
|
||||
}
|
||||
break;
|
||||
default:
|
||||
qemu_log_mask(LOG_GUEST_ERROR,
|
||||
"gic_cpu_read: Bad offset %x\n", (int)offset);
|
||||
|
Loading…
Reference in New Issue
Block a user