Fix 64-bit targets compilation on ARM host.
Only fix compilation, probably doesn't run. git-svn-id: svn://svn.savannah.nongnu.org/qemu/trunk@5947 c046a42c-6fe2-441c-8c8c-71466251a162
This commit is contained in:
parent
15b18ec20a
commit
aef3a282a4
|
@ -858,10 +858,10 @@ static inline void tcg_out_qemu_ld(TCGContext *s, int cond,
|
||||||
else
|
else
|
||||||
data_reg2 = 0; /* surpress warning */
|
data_reg2 = 0; /* surpress warning */
|
||||||
addr_reg = *args++;
|
addr_reg = *args++;
|
||||||
#if TARGET_LONG_BITS == 64
|
|
||||||
addr_reg2 = *args++;
|
|
||||||
#endif
|
|
||||||
#ifdef CONFIG_SOFTMMU
|
#ifdef CONFIG_SOFTMMU
|
||||||
|
# if TARGET_LONG_BITS == 64
|
||||||
|
addr_reg2 = *args++;
|
||||||
|
# endif
|
||||||
mem_index = *args;
|
mem_index = *args;
|
||||||
s_bits = opc & 3;
|
s_bits = opc & 3;
|
||||||
|
|
||||||
|
@ -1036,10 +1036,10 @@ static inline void tcg_out_qemu_st(TCGContext *s, int cond,
|
||||||
else
|
else
|
||||||
data_reg2 = 0; /* surpress warning */
|
data_reg2 = 0; /* surpress warning */
|
||||||
addr_reg = *args++;
|
addr_reg = *args++;
|
||||||
#if TARGET_LONG_BITS == 64
|
|
||||||
addr_reg2 = *args++;
|
|
||||||
#endif
|
|
||||||
#ifdef CONFIG_SOFTMMU
|
#ifdef CONFIG_SOFTMMU
|
||||||
|
# if TARGET_LONG_BITS == 64
|
||||||
|
addr_reg2 = *args++;
|
||||||
|
# endif
|
||||||
mem_index = *args;
|
mem_index = *args;
|
||||||
s_bits = opc & 3;
|
s_bits = opc & 3;
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue