target/arm: Mark up sysregs for HDFGRTR bits 12..63
Mark up the sysreg definitions for the registers trapped by HDFGRTR/HDFGWTR bits 12..x. Bits 12..22 and bit 58 are for PMU registers. The remaining bits in HDFGRTR/HDFGWTR are for traps on registers that are part of features we don't implement: Bits 23..32 and 63 : FEAT_SPE Bits 33..48 : FEAT_ETE Bits 50..56 : FEAT_TRBE Bits 59..61 : FEAT_BRBE Bit 62 : FEAT_SPEv1p2. Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Tested-by: Fuad Tabba <tabba@google.com> Message-id: 20230130182459.3309057-16-peter.maydell@linaro.org Message-id: 20230127175507.2895013-16-peter.maydell@linaro.org
This commit is contained in:
parent
917b1405c1
commit
dc780233b6
|
@ -634,6 +634,18 @@ typedef enum FGTBit {
|
|||
DO_BIT(HDFGRTR, OSLSR_EL1),
|
||||
DO_BIT(HDFGRTR, OSECCR_EL1),
|
||||
DO_BIT(HDFGRTR, OSDLR_EL1),
|
||||
DO_BIT(HDFGRTR, PMEVCNTRN_EL0),
|
||||
DO_BIT(HDFGRTR, PMEVTYPERN_EL0),
|
||||
DO_BIT(HDFGRTR, PMCCFILTR_EL0),
|
||||
DO_BIT(HDFGRTR, PMCCNTR_EL0),
|
||||
DO_BIT(HDFGRTR, PMCNTEN),
|
||||
DO_BIT(HDFGRTR, PMINTEN),
|
||||
DO_BIT(HDFGRTR, PMOVS),
|
||||
DO_BIT(HDFGRTR, PMSELR_EL0),
|
||||
DO_BIT(HDFGWTR, PMSWINC_EL0),
|
||||
DO_BIT(HDFGWTR, PMCR_EL0),
|
||||
DO_BIT(HDFGRTR, PMMIR_EL1),
|
||||
DO_BIT(HDFGRTR, PMCEIDN_EL0),
|
||||
} FGTBit;
|
||||
|
||||
#undef DO_BIT
|
||||
|
|
|
@ -2035,21 +2035,25 @@ static const ARMCPRegInfo v7_cp_reginfo[] = {
|
|||
.fieldoffset = offsetoflow32(CPUARMState, cp15.c9_pmcnten),
|
||||
.writefn = pmcntenset_write,
|
||||
.accessfn = pmreg_access,
|
||||
.fgt = FGT_PMCNTEN,
|
||||
.raw_writefn = raw_write },
|
||||
{ .name = "PMCNTENSET_EL0", .state = ARM_CP_STATE_AA64, .type = ARM_CP_IO,
|
||||
.opc0 = 3, .opc1 = 3, .crn = 9, .crm = 12, .opc2 = 1,
|
||||
.access = PL0_RW, .accessfn = pmreg_access,
|
||||
.fgt = FGT_PMCNTEN,
|
||||
.fieldoffset = offsetof(CPUARMState, cp15.c9_pmcnten), .resetvalue = 0,
|
||||
.writefn = pmcntenset_write, .raw_writefn = raw_write },
|
||||
{ .name = "PMCNTENCLR", .cp = 15, .crn = 9, .crm = 12, .opc1 = 0, .opc2 = 2,
|
||||
.access = PL0_RW,
|
||||
.fieldoffset = offsetoflow32(CPUARMState, cp15.c9_pmcnten),
|
||||
.accessfn = pmreg_access,
|
||||
.fgt = FGT_PMCNTEN,
|
||||
.writefn = pmcntenclr_write,
|
||||
.type = ARM_CP_ALIAS | ARM_CP_IO },
|
||||
{ .name = "PMCNTENCLR_EL0", .state = ARM_CP_STATE_AA64,
|
||||
.opc0 = 3, .opc1 = 3, .crn = 9, .crm = 12, .opc2 = 2,
|
||||
.access = PL0_RW, .accessfn = pmreg_access,
|
||||
.fgt = FGT_PMCNTEN,
|
||||
.type = ARM_CP_ALIAS | ARM_CP_IO,
|
||||
.fieldoffset = offsetof(CPUARMState, cp15.c9_pmcnten),
|
||||
.writefn = pmcntenclr_write },
|
||||
|
@ -2057,41 +2061,49 @@ static const ARMCPRegInfo v7_cp_reginfo[] = {
|
|||
.access = PL0_RW, .type = ARM_CP_IO,
|
||||
.fieldoffset = offsetoflow32(CPUARMState, cp15.c9_pmovsr),
|
||||
.accessfn = pmreg_access,
|
||||
.fgt = FGT_PMOVS,
|
||||
.writefn = pmovsr_write,
|
||||
.raw_writefn = raw_write },
|
||||
{ .name = "PMOVSCLR_EL0", .state = ARM_CP_STATE_AA64,
|
||||
.opc0 = 3, .opc1 = 3, .crn = 9, .crm = 12, .opc2 = 3,
|
||||
.access = PL0_RW, .accessfn = pmreg_access,
|
||||
.fgt = FGT_PMOVS,
|
||||
.type = ARM_CP_ALIAS | ARM_CP_IO,
|
||||
.fieldoffset = offsetof(CPUARMState, cp15.c9_pmovsr),
|
||||
.writefn = pmovsr_write,
|
||||
.raw_writefn = raw_write },
|
||||
{ .name = "PMSWINC", .cp = 15, .crn = 9, .crm = 12, .opc1 = 0, .opc2 = 4,
|
||||
.access = PL0_W, .accessfn = pmreg_access_swinc,
|
||||
.fgt = FGT_PMSWINC_EL0,
|
||||
.type = ARM_CP_NO_RAW | ARM_CP_IO,
|
||||
.writefn = pmswinc_write },
|
||||
{ .name = "PMSWINC_EL0", .state = ARM_CP_STATE_AA64,
|
||||
.opc0 = 3, .opc1 = 3, .crn = 9, .crm = 12, .opc2 = 4,
|
||||
.access = PL0_W, .accessfn = pmreg_access_swinc,
|
||||
.fgt = FGT_PMSWINC_EL0,
|
||||
.type = ARM_CP_NO_RAW | ARM_CP_IO,
|
||||
.writefn = pmswinc_write },
|
||||
{ .name = "PMSELR", .cp = 15, .crn = 9, .crm = 12, .opc1 = 0, .opc2 = 5,
|
||||
.access = PL0_RW, .type = ARM_CP_ALIAS,
|
||||
.fgt = FGT_PMSELR_EL0,
|
||||
.fieldoffset = offsetoflow32(CPUARMState, cp15.c9_pmselr),
|
||||
.accessfn = pmreg_access_selr, .writefn = pmselr_write,
|
||||
.raw_writefn = raw_write},
|
||||
{ .name = "PMSELR_EL0", .state = ARM_CP_STATE_AA64,
|
||||
.opc0 = 3, .opc1 = 3, .crn = 9, .crm = 12, .opc2 = 5,
|
||||
.access = PL0_RW, .accessfn = pmreg_access_selr,
|
||||
.fgt = FGT_PMSELR_EL0,
|
||||
.fieldoffset = offsetof(CPUARMState, cp15.c9_pmselr),
|
||||
.writefn = pmselr_write, .raw_writefn = raw_write, },
|
||||
{ .name = "PMCCNTR", .cp = 15, .crn = 9, .crm = 13, .opc1 = 0, .opc2 = 0,
|
||||
.access = PL0_RW, .resetvalue = 0, .type = ARM_CP_ALIAS | ARM_CP_IO,
|
||||
.fgt = FGT_PMCCNTR_EL0,
|
||||
.readfn = pmccntr_read, .writefn = pmccntr_write32,
|
||||
.accessfn = pmreg_access_ccntr },
|
||||
{ .name = "PMCCNTR_EL0", .state = ARM_CP_STATE_AA64,
|
||||
.opc0 = 3, .opc1 = 3, .crn = 9, .crm = 13, .opc2 = 0,
|
||||
.access = PL0_RW, .accessfn = pmreg_access_ccntr,
|
||||
.fgt = FGT_PMCCNTR_EL0,
|
||||
.type = ARM_CP_IO,
|
||||
.fieldoffset = offsetof(CPUARMState, cp15.c15_ccnt),
|
||||
.readfn = pmccntr_read, .writefn = pmccntr_write,
|
||||
|
@ -2099,32 +2111,38 @@ static const ARMCPRegInfo v7_cp_reginfo[] = {
|
|||
{ .name = "PMCCFILTR", .cp = 15, .opc1 = 0, .crn = 14, .crm = 15, .opc2 = 7,
|
||||
.writefn = pmccfiltr_write_a32, .readfn = pmccfiltr_read_a32,
|
||||
.access = PL0_RW, .accessfn = pmreg_access,
|
||||
.fgt = FGT_PMCCFILTR_EL0,
|
||||
.type = ARM_CP_ALIAS | ARM_CP_IO,
|
||||
.resetvalue = 0, },
|
||||
{ .name = "PMCCFILTR_EL0", .state = ARM_CP_STATE_AA64,
|
||||
.opc0 = 3, .opc1 = 3, .crn = 14, .crm = 15, .opc2 = 7,
|
||||
.writefn = pmccfiltr_write, .raw_writefn = raw_write,
|
||||
.access = PL0_RW, .accessfn = pmreg_access,
|
||||
.fgt = FGT_PMCCFILTR_EL0,
|
||||
.type = ARM_CP_IO,
|
||||
.fieldoffset = offsetof(CPUARMState, cp15.pmccfiltr_el0),
|
||||
.resetvalue = 0, },
|
||||
{ .name = "PMXEVTYPER", .cp = 15, .crn = 9, .crm = 13, .opc1 = 0, .opc2 = 1,
|
||||
.access = PL0_RW, .type = ARM_CP_NO_RAW | ARM_CP_IO,
|
||||
.accessfn = pmreg_access,
|
||||
.fgt = FGT_PMEVTYPERN_EL0,
|
||||
.writefn = pmxevtyper_write, .readfn = pmxevtyper_read },
|
||||
{ .name = "PMXEVTYPER_EL0", .state = ARM_CP_STATE_AA64,
|
||||
.opc0 = 3, .opc1 = 3, .crn = 9, .crm = 13, .opc2 = 1,
|
||||
.access = PL0_RW, .type = ARM_CP_NO_RAW | ARM_CP_IO,
|
||||
.accessfn = pmreg_access,
|
||||
.fgt = FGT_PMEVTYPERN_EL0,
|
||||
.writefn = pmxevtyper_write, .readfn = pmxevtyper_read },
|
||||
{ .name = "PMXEVCNTR", .cp = 15, .crn = 9, .crm = 13, .opc1 = 0, .opc2 = 2,
|
||||
.access = PL0_RW, .type = ARM_CP_NO_RAW | ARM_CP_IO,
|
||||
.accessfn = pmreg_access_xevcntr,
|
||||
.fgt = FGT_PMEVCNTRN_EL0,
|
||||
.writefn = pmxevcntr_write, .readfn = pmxevcntr_read },
|
||||
{ .name = "PMXEVCNTR_EL0", .state = ARM_CP_STATE_AA64,
|
||||
.opc0 = 3, .opc1 = 3, .crn = 9, .crm = 13, .opc2 = 2,
|
||||
.access = PL0_RW, .type = ARM_CP_NO_RAW | ARM_CP_IO,
|
||||
.accessfn = pmreg_access_xevcntr,
|
||||
.fgt = FGT_PMEVCNTRN_EL0,
|
||||
.writefn = pmxevcntr_write, .readfn = pmxevcntr_read },
|
||||
{ .name = "PMUSERENR", .cp = 15, .crn = 9, .crm = 14, .opc1 = 0, .opc2 = 0,
|
||||
.access = PL0_R | PL1_RW, .accessfn = access_tpm,
|
||||
|
@ -2139,6 +2157,7 @@ static const ARMCPRegInfo v7_cp_reginfo[] = {
|
|||
.writefn = pmuserenr_write, .raw_writefn = raw_write },
|
||||
{ .name = "PMINTENSET", .cp = 15, .crn = 9, .crm = 14, .opc1 = 0, .opc2 = 1,
|
||||
.access = PL1_RW, .accessfn = access_tpm,
|
||||
.fgt = FGT_PMINTEN,
|
||||
.type = ARM_CP_ALIAS | ARM_CP_IO,
|
||||
.fieldoffset = offsetoflow32(CPUARMState, cp15.c9_pminten),
|
||||
.resetvalue = 0,
|
||||
|
@ -2146,18 +2165,21 @@ static const ARMCPRegInfo v7_cp_reginfo[] = {
|
|||
{ .name = "PMINTENSET_EL1", .state = ARM_CP_STATE_AA64,
|
||||
.opc0 = 3, .opc1 = 0, .crn = 9, .crm = 14, .opc2 = 1,
|
||||
.access = PL1_RW, .accessfn = access_tpm,
|
||||
.fgt = FGT_PMINTEN,
|
||||
.type = ARM_CP_IO,
|
||||
.fieldoffset = offsetof(CPUARMState, cp15.c9_pminten),
|
||||
.writefn = pmintenset_write, .raw_writefn = raw_write,
|
||||
.resetvalue = 0x0 },
|
||||
{ .name = "PMINTENCLR", .cp = 15, .crn = 9, .crm = 14, .opc1 = 0, .opc2 = 2,
|
||||
.access = PL1_RW, .accessfn = access_tpm,
|
||||
.fgt = FGT_PMINTEN,
|
||||
.type = ARM_CP_ALIAS | ARM_CP_IO | ARM_CP_NO_RAW,
|
||||
.fieldoffset = offsetof(CPUARMState, cp15.c9_pminten),
|
||||
.writefn = pmintenclr_write, },
|
||||
{ .name = "PMINTENCLR_EL1", .state = ARM_CP_STATE_AA64,
|
||||
.opc0 = 3, .opc1 = 0, .crn = 9, .crm = 14, .opc2 = 2,
|
||||
.access = PL1_RW, .accessfn = access_tpm,
|
||||
.fgt = FGT_PMINTEN,
|
||||
.type = ARM_CP_ALIAS | ARM_CP_IO | ARM_CP_NO_RAW,
|
||||
.fieldoffset = offsetof(CPUARMState, cp15.c9_pminten),
|
||||
.writefn = pmintenclr_write },
|
||||
|
@ -2293,6 +2315,7 @@ static const ARMCPRegInfo pmovsset_cp_reginfo[] = {
|
|||
/* PMOVSSET is not implemented in v7 before v7ve */
|
||||
{ .name = "PMOVSSET", .cp = 15, .opc1 = 0, .crn = 9, .crm = 14, .opc2 = 3,
|
||||
.access = PL0_RW, .accessfn = pmreg_access,
|
||||
.fgt = FGT_PMOVS,
|
||||
.type = ARM_CP_ALIAS | ARM_CP_IO,
|
||||
.fieldoffset = offsetoflow32(CPUARMState, cp15.c9_pmovsr),
|
||||
.writefn = pmovsset_write,
|
||||
|
@ -2300,6 +2323,7 @@ static const ARMCPRegInfo pmovsset_cp_reginfo[] = {
|
|||
{ .name = "PMOVSSET_EL0", .state = ARM_CP_STATE_AA64,
|
||||
.opc0 = 3, .opc1 = 3, .crn = 9, .crm = 14, .opc2 = 3,
|
||||
.access = PL0_RW, .accessfn = pmreg_access,
|
||||
.fgt = FGT_PMOVS,
|
||||
.type = ARM_CP_ALIAS | ARM_CP_IO,
|
||||
.fieldoffset = offsetof(CPUARMState, cp15.c9_pmovsr),
|
||||
.writefn = pmovsset_write,
|
||||
|
@ -6884,6 +6908,7 @@ static void define_pmu_regs(ARMCPU *cpu)
|
|||
ARMCPRegInfo pmcr = {
|
||||
.name = "PMCR", .cp = 15, .crn = 9, .crm = 12, .opc1 = 0, .opc2 = 0,
|
||||
.access = PL0_RW,
|
||||
.fgt = FGT_PMCR_EL0,
|
||||
.type = ARM_CP_IO | ARM_CP_ALIAS,
|
||||
.fieldoffset = offsetoflow32(CPUARMState, cp15.c9_pmcr),
|
||||
.accessfn = pmreg_access, .writefn = pmcr_write,
|
||||
|
@ -6893,6 +6918,7 @@ static void define_pmu_regs(ARMCPU *cpu)
|
|||
.name = "PMCR_EL0", .state = ARM_CP_STATE_AA64,
|
||||
.opc0 = 3, .opc1 = 3, .crn = 9, .crm = 12, .opc2 = 0,
|
||||
.access = PL0_RW, .accessfn = pmreg_access,
|
||||
.fgt = FGT_PMCR_EL0,
|
||||
.type = ARM_CP_IO,
|
||||
.fieldoffset = offsetof(CPUARMState, cp15.c9_pmcr),
|
||||
.resetvalue = cpu->isar.reset_pmcr_el0,
|
||||
|
@ -6910,23 +6936,27 @@ static void define_pmu_regs(ARMCPU *cpu)
|
|||
{ .name = pmevcntr_name, .cp = 15, .crn = 14,
|
||||
.crm = 8 | (3 & (i >> 3)), .opc1 = 0, .opc2 = i & 7,
|
||||
.access = PL0_RW, .type = ARM_CP_IO | ARM_CP_ALIAS,
|
||||
.fgt = FGT_PMEVCNTRN_EL0,
|
||||
.readfn = pmevcntr_readfn, .writefn = pmevcntr_writefn,
|
||||
.accessfn = pmreg_access_xevcntr },
|
||||
{ .name = pmevcntr_el0_name, .state = ARM_CP_STATE_AA64,
|
||||
.opc0 = 3, .opc1 = 3, .crn = 14, .crm = 8 | (3 & (i >> 3)),
|
||||
.opc2 = i & 7, .access = PL0_RW, .accessfn = pmreg_access_xevcntr,
|
||||
.type = ARM_CP_IO,
|
||||
.fgt = FGT_PMEVCNTRN_EL0,
|
||||
.readfn = pmevcntr_readfn, .writefn = pmevcntr_writefn,
|
||||
.raw_readfn = pmevcntr_rawread,
|
||||
.raw_writefn = pmevcntr_rawwrite },
|
||||
{ .name = pmevtyper_name, .cp = 15, .crn = 14,
|
||||
.crm = 12 | (3 & (i >> 3)), .opc1 = 0, .opc2 = i & 7,
|
||||
.access = PL0_RW, .type = ARM_CP_IO | ARM_CP_ALIAS,
|
||||
.fgt = FGT_PMEVTYPERN_EL0,
|
||||
.readfn = pmevtyper_readfn, .writefn = pmevtyper_writefn,
|
||||
.accessfn = pmreg_access },
|
||||
{ .name = pmevtyper_el0_name, .state = ARM_CP_STATE_AA64,
|
||||
.opc0 = 3, .opc1 = 3, .crn = 14, .crm = 12 | (3 & (i >> 3)),
|
||||
.opc2 = i & 7, .access = PL0_RW, .accessfn = pmreg_access,
|
||||
.fgt = FGT_PMEVTYPERN_EL0,
|
||||
.type = ARM_CP_IO,
|
||||
.readfn = pmevtyper_readfn, .writefn = pmevtyper_writefn,
|
||||
.raw_writefn = pmevtyper_rawwrite },
|
||||
|
@ -6942,10 +6972,12 @@ static void define_pmu_regs(ARMCPU *cpu)
|
|||
{ .name = "PMCEID2", .state = ARM_CP_STATE_AA32,
|
||||
.cp = 15, .opc1 = 0, .crn = 9, .crm = 14, .opc2 = 4,
|
||||
.access = PL0_R, .accessfn = pmreg_access, .type = ARM_CP_CONST,
|
||||
.fgt = FGT_PMCEIDN_EL0,
|
||||
.resetvalue = extract64(cpu->pmceid0, 32, 32) },
|
||||
{ .name = "PMCEID3", .state = ARM_CP_STATE_AA32,
|
||||
.cp = 15, .opc1 = 0, .crn = 9, .crm = 14, .opc2 = 5,
|
||||
.access = PL0_R, .accessfn = pmreg_access, .type = ARM_CP_CONST,
|
||||
.fgt = FGT_PMCEIDN_EL0,
|
||||
.resetvalue = extract64(cpu->pmceid1, 32, 32) },
|
||||
};
|
||||
define_arm_cp_regs(cpu, v81_pmu_regs);
|
||||
|
@ -6955,6 +6987,7 @@ static void define_pmu_regs(ARMCPU *cpu)
|
|||
.name = "PMMIR_EL1", .state = ARM_CP_STATE_BOTH,
|
||||
.opc0 = 3, .opc1 = 0, .crn = 9, .crm = 14, .opc2 = 6,
|
||||
.access = PL1_R, .accessfn = pmreg_access, .type = ARM_CP_CONST,
|
||||
.fgt = FGT_PMMIR_EL1,
|
||||
.resetvalue = 0
|
||||
};
|
||||
define_one_arm_cp_reg(cpu, &v84_pmmir);
|
||||
|
@ -8251,18 +8284,22 @@ void register_cp_regs_for_features(ARMCPU *cpu)
|
|||
{ .name = "PMCEID0", .state = ARM_CP_STATE_AA32,
|
||||
.cp = 15, .opc1 = 0, .crn = 9, .crm = 12, .opc2 = 6,
|
||||
.access = PL0_R, .accessfn = pmreg_access, .type = ARM_CP_CONST,
|
||||
.fgt = FGT_PMCEIDN_EL0,
|
||||
.resetvalue = extract64(cpu->pmceid0, 0, 32) },
|
||||
{ .name = "PMCEID0_EL0", .state = ARM_CP_STATE_AA64,
|
||||
.opc0 = 3, .opc1 = 3, .crn = 9, .crm = 12, .opc2 = 6,
|
||||
.access = PL0_R, .accessfn = pmreg_access, .type = ARM_CP_CONST,
|
||||
.fgt = FGT_PMCEIDN_EL0,
|
||||
.resetvalue = cpu->pmceid0 },
|
||||
{ .name = "PMCEID1", .state = ARM_CP_STATE_AA32,
|
||||
.cp = 15, .opc1 = 0, .crn = 9, .crm = 12, .opc2 = 7,
|
||||
.access = PL0_R, .accessfn = pmreg_access, .type = ARM_CP_CONST,
|
||||
.fgt = FGT_PMCEIDN_EL0,
|
||||
.resetvalue = extract64(cpu->pmceid1, 0, 32) },
|
||||
{ .name = "PMCEID1_EL0", .state = ARM_CP_STATE_AA64,
|
||||
.opc0 = 3, .opc1 = 3, .crn = 9, .crm = 12, .opc2 = 7,
|
||||
.access = PL0_R, .accessfn = pmreg_access, .type = ARM_CP_CONST,
|
||||
.fgt = FGT_PMCEIDN_EL0,
|
||||
.resetvalue = cpu->pmceid1 },
|
||||
};
|
||||
#ifdef CONFIG_USER_ONLY
|
||||
|
|
Loading…
Reference in New Issue