target/arm: Enable ARMv8.2-UAO in -cpu max
Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 20200208125816.14954-21-richard.henderson@linaro.org Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
This commit is contained in:
parent
7a8014ab87
commit
e11f0eb672
|
@ -676,6 +676,10 @@ static void aarch64_max_initfn(Object *obj)
|
||||||
t = FIELD_DP64(t, ID_AA64MMFR1, PAN, 2); /* ATS1E1 */
|
t = FIELD_DP64(t, ID_AA64MMFR1, PAN, 2); /* ATS1E1 */
|
||||||
cpu->isar.id_aa64mmfr1 = t;
|
cpu->isar.id_aa64mmfr1 = t;
|
||||||
|
|
||||||
|
t = cpu->isar.id_aa64mmfr2;
|
||||||
|
t = FIELD_DP64(t, ID_AA64MMFR2, UAO, 1);
|
||||||
|
cpu->isar.id_aa64mmfr2 = t;
|
||||||
|
|
||||||
/* Replicate the same data to the 32-bit id registers. */
|
/* Replicate the same data to the 32-bit id registers. */
|
||||||
u = cpu->isar.id_isar5;
|
u = cpu->isar.id_isar5;
|
||||||
u = FIELD_DP32(u, ID_ISAR5, AES, 2); /* AES + PMULL */
|
u = FIELD_DP32(u, ID_ISAR5, AES, 2); /* AES + PMULL */
|
||||||
|
|
Loading…
Reference in New Issue