OpenE2K
/
qemu-e2k
13
4
Fork 0
Code Issues 4 Pull Requests Projects 2 Releases Activity

target/openrisc: Convert dec_M 

Acked-by: Stafford Horne <shorne@gmail.com>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
This commit is contained in:
Richard Henderson 2018-02-20 10:28:01 -08:00
parent e20c2592bc
commit e720a5713d
2 changed files with 16 additions and 28 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
target/openrisc/insns.decode
View File

@ -95,6 +95,9 @@ l_mtspr 110000 ..... a:5 b:5 ........... k=%mtspr_k
l_maci 010011 ----- a:5 i:s16 l_maci 010011 ----- a:5 i:s16
l_movhi 000110 d:5 ----0 k:16
l_macrc 000110 d:5 ----1 00000000 00000000
#### ####
# Arithmetic Instructions # Arithmetic Instructions
#### ####

41
target/openrisc/translate.c
View File

@ -1030,32 +1030,21 @@ static bool trans_l_rori(DisasContext *dc, arg_dal *a, uint32_t insn)
return true; return true;
} }
static void dec_M(DisasContext *dc, uint32_t insn) static bool trans_l_movhi(DisasContext *dc, arg_l_movhi *a, uint32_t insn)
{ {
uint32_t op0; LOG_DIS("l.movhi r%d, %d\n", a->d, a->k);
uint32_t rd; check_r0_write(a->d);
uint32_t K16; tcg_gen_movi_tl(cpu_R[a->d], a->k << 16);
op0 = extract32(insn, 16, 1); return true;
rd = extract32(insn, 21, 5); }
K16 = extract32(insn, 0, 16);
check_r0_write(rd); static bool trans_l_macrc(DisasContext *dc, arg_l_macrc *a, uint32_t insn)
switch (op0) { {
case 0x0: /* l.movhi */ LOG_DIS("l.macrc r%d\n", a->d);
LOG_DIS("l.movhi r%d, %d\n", rd, K16); check_r0_write(a->d);
tcg_gen_movi_tl(cpu_R[rd], (K16 << 16)); tcg_gen_trunc_i64_tl(cpu_R[a->d], cpu_mac);
break; tcg_gen_movi_i64(cpu_mac, 0);
return true;
case 0x1: /* l.macrc */
LOG_DIS("l.macrc r%d\n", rd);
tcg_gen_trunc_i64_tl(cpu_R[rd], cpu_mac);
tcg_gen_movi_i64(cpu_mac, 0);
break;
default:
gen_illegal_exception(dc);
break;
}
} }
static void dec_comp(DisasContext *dc, uint32_t insn) static void dec_comp(DisasContext *dc, uint32_t insn)
@ -1480,10 +1469,6 @@ static void disas_openrisc_insn(DisasContext *dc, OpenRISCCPU *cpu)
op0 = extract32(insn, 26, 6); op0 = extract32(insn, 26, 6);
switch (op0) { switch (op0) {
case 0x06:
dec_M(dc, insn);
break;
case 0x2f: case 0x2f:
dec_compi(dc, insn); dec_compi(dc, insn);
break; break;