target/xtensa: Restrict cpu_exec_interrupt() handler to sysemu
Restrict cpu_exec_interrupt() and its callees to sysemu. Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Reviewed-by: Warner Losh <imp@bsdimp.com> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-Id: <20210911165434.531552-23-f4bug@amsat.org> Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
This commit is contained in:
parent
65c575b61e
commit
f364a7f968
|
@ -192,11 +192,11 @@ static const struct SysemuCPUOps xtensa_sysemu_ops = {
|
||||||
|
|
||||||
static const struct TCGCPUOps xtensa_tcg_ops = {
|
static const struct TCGCPUOps xtensa_tcg_ops = {
|
||||||
.initialize = xtensa_translate_init,
|
.initialize = xtensa_translate_init,
|
||||||
.cpu_exec_interrupt = xtensa_cpu_exec_interrupt,
|
|
||||||
.tlb_fill = xtensa_cpu_tlb_fill,
|
.tlb_fill = xtensa_cpu_tlb_fill,
|
||||||
.debug_excp_handler = xtensa_breakpoint_handler,
|
.debug_excp_handler = xtensa_breakpoint_handler,
|
||||||
|
|
||||||
#ifndef CONFIG_USER_ONLY
|
#ifndef CONFIG_USER_ONLY
|
||||||
|
.cpu_exec_interrupt = xtensa_cpu_exec_interrupt,
|
||||||
.do_interrupt = xtensa_cpu_do_interrupt,
|
.do_interrupt = xtensa_cpu_do_interrupt,
|
||||||
.do_transaction_failed = xtensa_cpu_do_transaction_failed,
|
.do_transaction_failed = xtensa_cpu_do_transaction_failed,
|
||||||
.do_unaligned_access = xtensa_cpu_do_unaligned_access,
|
.do_unaligned_access = xtensa_cpu_do_unaligned_access,
|
||||||
|
|
|
@ -566,14 +566,14 @@ struct XtensaCPU {
|
||||||
bool xtensa_cpu_tlb_fill(CPUState *cs, vaddr address, int size,
|
bool xtensa_cpu_tlb_fill(CPUState *cs, vaddr address, int size,
|
||||||
MMUAccessType access_type, int mmu_idx,
|
MMUAccessType access_type, int mmu_idx,
|
||||||
bool probe, uintptr_t retaddr);
|
bool probe, uintptr_t retaddr);
|
||||||
|
#ifndef CONFIG_USER_ONLY
|
||||||
void xtensa_cpu_do_interrupt(CPUState *cpu);
|
void xtensa_cpu_do_interrupt(CPUState *cpu);
|
||||||
bool xtensa_cpu_exec_interrupt(CPUState *cpu, int interrupt_request);
|
bool xtensa_cpu_exec_interrupt(CPUState *cpu, int interrupt_request);
|
||||||
#ifndef CONFIG_USER_ONLY
|
|
||||||
void xtensa_cpu_do_transaction_failed(CPUState *cs, hwaddr physaddr, vaddr addr,
|
void xtensa_cpu_do_transaction_failed(CPUState *cs, hwaddr physaddr, vaddr addr,
|
||||||
unsigned size, MMUAccessType access_type,
|
unsigned size, MMUAccessType access_type,
|
||||||
int mmu_idx, MemTxAttrs attrs,
|
int mmu_idx, MemTxAttrs attrs,
|
||||||
MemTxResult response, uintptr_t retaddr);
|
MemTxResult response, uintptr_t retaddr);
|
||||||
#endif /* !CONFIG_USER_ONLY */
|
#endif
|
||||||
void xtensa_cpu_dump_state(CPUState *cpu, FILE *f, int flags);
|
void xtensa_cpu_dump_state(CPUState *cpu, FILE *f, int flags);
|
||||||
hwaddr xtensa_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
|
hwaddr xtensa_cpu_get_phys_page_debug(CPUState *cpu, vaddr addr);
|
||||||
void xtensa_count_regs(const XtensaConfig *config,
|
void xtensa_count_regs(const XtensaConfig *config,
|
||||||
|
|
|
@ -255,11 +255,6 @@ void xtensa_cpu_do_interrupt(CPUState *cs)
|
||||||
}
|
}
|
||||||
check_interrupts(env);
|
check_interrupts(env);
|
||||||
}
|
}
|
||||||
#else
|
|
||||||
void xtensa_cpu_do_interrupt(CPUState *cs)
|
|
||||||
{
|
|
||||||
}
|
|
||||||
#endif
|
|
||||||
|
|
||||||
bool xtensa_cpu_exec_interrupt(CPUState *cs, int interrupt_request)
|
bool xtensa_cpu_exec_interrupt(CPUState *cs, int interrupt_request)
|
||||||
{
|
{
|
||||||
|
@ -270,3 +265,5 @@ bool xtensa_cpu_exec_interrupt(CPUState *cs, int interrupt_request)
|
||||||
}
|
}
|
||||||
return false;
|
return false;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
#endif /* !CONFIG_USER_ONLY */
|
||||||
|
|
Loading…
Reference in New Issue