Alistair Francis 7ec5d3030b target/riscv: Remove atomic accesses to MIP CSR ... Instead of relying on atomics to access the MIP register let's update our helper function to instead just lock the IO mutex thread before writing. This follows the same concept as used in PPC for handling interrupts Signed-off-by: Alistair Francis <alistair.francis@wdc.com> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Reviewed-by: Palmer Dabbelt <palmer@dabbelt.com> Signed-off-by: Palmer Dabbelt <palmer@sifive.com> Signed-off-by: Palmer Dabbelt <palmer@dabbelt.com>		2019-11-14 09:53:28 -08:00
..
insn_trans	tcg: TCGMemOp is now accelerator independent MemOp	2019-09-03 08:30:38 -07:00
cpu_bits.h	target/riscv: Update the Hypervisor CSRs to v0.4	2019-09-17 08:42:43 -07:00
cpu_helper.c	target/riscv: Remove atomic accesses to MIP CSR	2019-11-14 09:53:28 -08:00
cpu_user.h	Supply missing header guards	2019-06-12 13:20:21 +02:00
cpu-param.h	tcg: Split out target/arch/cpu-param.h	2019-06-10 07:03:34 -07:00
cpu.c	target/riscv: Remove atomic accesses to MIP CSR	2019-11-14 09:53:28 -08:00
cpu.h	target/riscv: Remove atomic accesses to MIP CSR	2019-11-14 09:53:28 -08:00
csr.c	target/riscv: Remove atomic accesses to MIP CSR	2019-11-14 09:53:28 -08:00
fpu_helper.c	target/riscv: rationalise softfloat includes	2019-08-19 12:07:13 +01:00
gdbstub.c	target/riscv: Make the priv register writable by GDB	2019-10-28 07:47:29 -07:00
helper.h
insn16-32.decode
insn16-64.decode
insn16.decode
insn32-64.decode
insn32.decode
instmap.h	Supply missing header guards	2019-06-12 13:20:21 +02:00
Makefile.objs	riscv: hmp: Add a command to show virtual memory mappings	2019-09-17 08:42:43 -07:00
monitor.c	riscv: hmp: Add a command to show virtual memory mappings	2019-09-17 08:42:43 -07:00
op_helper.c	target/riscv: Use env_cpu, env_archcpu	2019-06-10 07:03:42 -07:00
pmp.c	target/riscv: PMP violation due to wrong size parameter	2019-10-28 08:46:33 -07:00
pmp.h	RISC-V: Check for the effective memory privilege mode during PMP checks	2019-06-23 23:44:41 -07:00
trace-events	target/riscv/pmp: Convert qemu_log_mask(LOG_TRACE) to trace events	2019-09-17 08:42:42 -07:00
translate.c	remove unnecessary ifdef TARGET_RISCV64	2019-11-14 09:53:28 -08:00